Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I recently did a job where I had an area of copper and used the copy command to copy a via to create a small area with multiple vias to the plane below. Very neat and useful feature. A lot easier then the "free vias" in Layout.
I'm working a new board and am attempting to do the same thing, but when I go to place the via I just copied, I can't place it anywhere but on top of the via I am copying. Example, I have a via in a small copper area on the top layer. I want to add three more vias to connect this small area to a larger inner layer trace. When I select copy and the via I want to copy (retain net on), the via attaches to my cursor and I can move it around, but when I go to place it, it jumps back to the original via and places the new one on top of the original one.
I'm doing exactly what I had done (famous last words....) on the previous board which worked like a charm.
Are you trying to copy it onto a pad? Ex/ thermal pad?
I think when I tried to do that it always went to the center.
I don't have an easy way to test this theory before sharing it. Usually, layout software allows you to add "redundant" or "stitching" vias to fills, but not to SMT pads. Would that be the difference between both designs?
Make sure your origin point is set correctly, If it's set to user pick then you may not be getting what you think - just a thought.
In reply to steve:
I'll try to summarize answers to all suggestions......
I am not trying to add these vias to and existing component pad. I have made a copper shape on an outer layer, assigned it to a net and need to tie it to an internal trace using multiple vias due to the current the net needs to carry. I route the trace on the inner layer and insert a via to connect it to the shape on the outer layer. I then try to copy this via and place several inside the shape connecting the shape to the inner trace. I can select the via, it attaches to my cursor, but wherever I try to place it, it always "snaps" (clue?) back to the original via location and puts the via there. I can then move that via where I want without issue.
I have tried the different "pick" options and none seem to make a difference..
To make things more interesting, there are several locations on the board where I need to do this and in two of the locations, I can copy and place the via wherever I want. In the remaining locations I can't place the via anywhere other then the original pick location.
I checked the parameters for each shape and they are all the same. Why will it work in some locations and not in others? I have not figured that out yet............. For now I just moved a via off of the "stack" and place it where I need using the "move via" command.
In reply to TH Designs:
Tom - There seems to be a change in behaviour between 16.6 and 16.5 about how this works (and has been reported to Cadence to investigate). What you can do that will work is:-
Hover over the via - RMB - Copy then put the mouse where you want the via and use RMB - Snap Pick to - Grid Point. This should get you going again...
Wow, funny you mention 16.5. The last board I did this on was updated mid stream to 16.6 (which I hate doing in the middle of a job). I needed to upgrade to the professional version to get the autoplace testpoint feature. But..... the via copying I did was prior to the update.
I'll try the RMB suggestion.