Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am doing the stability analysis (need to look at the amplitude response, phase response and phase delay) of an electronic circuit which will drive a DC motor (ofcourse its a closed loop system). The input to the circuit varies from +10 V to -10V and circuit contain opamp ELH0041. I am using ORCAD PSPICE for the modeling and would like to know, what kind of source model I can use for this analysis and what kind of analysis I should select from PSPICE.
Any inputs on this will be highly appreciated
You should perform AC analysis and make sure your input voltage source has "AC" property and it's value is set = 1. This analysis will enable you to analyze circuit response in frequency domain. You can observe gain & phase at desired output node in per unit terms. You may need to replace complex sub circuit models (if used in circuit) by equivalent small signal model for successful AC analysis. In short - this would give you bode plot at point of interest in you circuit. One can configure a circuit to be open loop or close loop.
In reply to alokt:
Thanks alot for your reply. I used a VAC soucre from PSPICE library for the analysis with 1Vac. The DC offset value (Vdc) was set to zero.This shows zero output from the source after the analysis. When I changed offset value to 1Vdc , the output became 1V, but analysis results were reversed. Do we really need to give a DC offset value for the frequency response analysis?
In reply to madhuraj:
Generally speaking, DC bias should not be needed or it should not have impact on overall stability. However this can be confirmed for a given circuit only. Change in output as standalone point of observation, may not be meaningful from stability point of view, one need to observer GAIN/Phase margin at the point where loop is being closed.
I am also interested in phase delay. Can I do it in Pspice?
I assume you mean phase lag at output. Yes, You can use one of the following methods
- plot P(V(out)) in PSpice wave form viewer. This would plot phase of V(out) in degrees
use Phase .. marker from PSpice>Markers>Advance Marker menu and place it at appropriate node
Use Bode Plot... from PSpice>Markers>Plot Window Template
Thanks alot for your kind reply.
Actually my problem here is I need to plot the phase delay (in microseconds) over frequency.
By plotting the phase at the input and output I may be able to see the phase shift, but to see the actual delay,(As u know, phase shift = -Omega X Time delay), is there any way I can get a plot of this delay directly,