Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
i produced the following files as directed earlier by Kabalee, but maybe i did something wrong!
Top and Bottom,
and Bottom /Paste Top and Bottom
Top and Bottom
file in IPC-356
i sent these to my manufacturer and he Gerbers are ok except
Strictly speaking, the board outline is the boundary between the edge of your board and the rest of the universe, so it has a width of 0. When you send this to output, you need to set the Undefined Line Width for the Film to get the 0 width of the boundary overridden to "something" that gets plotted in the Gerber data. As a conseequence, you probably want the Board Geometry / Outline to go to its own Outline film. (You could set an Undefined Line Width for any film but this might not be great if there are any 0 widthlines lying around)
For version 16.5 onwards, Tools>Cross-Section will get you a cross-section generated from the layer data in the design cross-section. You need to use some PCB SKILL function for previous versions, search the PCB SKILL forum if you need this.
In reply to oldmouldy:
yes that is what i forgot to do regards the undifined line width. thanks
and thanks for the 2nd part also version16.5 onwards , Tools>Quick Reports> cross section did the job.
thanks again for the help.