Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I need to convert Avago HPCL-3120 to Capture and Pspice. Not usually a big problem but this time it not as usual.
* HCPL-3120 SPICE Macromodel * (also applies to HCPL-J312)* Rev. A* 09/07* ZFC ** This is the behavioural model for the above-mentioned part number.* It is valid for functional simulation over the range specified below.* (over recommended operating conditions as specified in the datasheet)** Macromodels provided by Avago Technologies are not warranted* as fully representing all of the specifications and operating * characteristics of the product. ** Macromodels are useful for evaluating product performance but they* cannot model exact device performance under all conditions, nor are* they intended to replace breadboarding for final verification.** Copyright 2007 Avago Technologies Limited. All Rights Reserved********************************************************************************** pin1 to pin8* | |.subckt HCPL_3120 1 2 3 4 5 6 7 8 q2icc 163 84 8 pnpmodq1icc 84 84 8 pnpmodxled 5 10 3 2 ledxlimitl 5 10 50 limitlehdrive 42 7 40 5 1eldrive 51 5 50 5 -1xhlimit 5 10 40 limitvuvlo 20 5 DC 12vccinside 22 5 DC 30dmosl 5 7 dmodddrive3 47 46 dmodddrive2 49 47 dmodddrive1 7 49 dmodq4icc 122 124 5 npnmodq3icc 84 122 124 npnmodqdrive3 8 46 47 NPNMODqdrive2 8 47 49 NPNMODqdrive1 8 49 48 NPNMODxuvlo 5 22 8 21 23 comparatormuvlo 10 24 5 5 nmosswitch L=1e-6 W=100e-6mdrive 7 52 5 5 nmosmod L=1e-6 W=10e-3cuvlo 24 5 20e-12chigh 8 7 1e-12clgate 52 5 1e-12clow 7 5 1e-12chgate 46 7 300e-12 rshort67 6 7 0.0001ruvlo2 23 21 40e3r2icc 124 5 600ruvlo3 23 24 1e3r1icc 163 122 1e3rhgate 42 46 1e3rlgate 51 52 1e3ruvlo 21 20 1e3rehdrive 48 7 1.4 .MODEL nmosswitch nmos (vto=+0.7).MODEL nmosmod nmos (vto=+0.5 RS=0.9 LAMBDA=0).MODEL npnmod npn bf=16.MODEL pnpmod pnp bf=100 .MODEL dmod D IS=2.22P CJO=1P VJ=.376 M=.139 N=1.07.ends HCPL_3120.subckt led 1 3 4 5gband 1 3 9 1 1 fphoto 1 9 vsense 1 egain 7 4 6 4 1cband 3 1 140e-12ithre 3 1 DC 500e-6vsense 8 4 DC 0dled 6 4 lednordoptic 7 8 lednorcrband 3 1 1e3 TC1=2e-3rthermo 9 1 1 TC1=-1.5e-3rled 5 6 1.MODEL LEDNOR D IS=5E-16 N=2 XTI=3 EG=2.1 BV=5 IBV=10u+ CJO=60p VJ=.75 M=.3333 FC=.5 TT=20n.MODEL LEDNORC D IS=5E-16 N=2 XTI=3 EG=2.1 BV=5 IBV=10u+ VJ=.75 M=.3333 FC=.5 .ends led.subckt limitl 1 2 3elimit 4 1 2 7 10vnegativ 6 1 DC -12vthreshold 7 1 DC 2vpositive 5 1 DC 12dnega 6 3 dmoddposi 3 5 dmodr2 4 3 1e3r1 2 7 10e6.MODEL nmosswitch nmos (vto=+0.7).MODEL nmosmod nmos (vto=+0.5 RS=0.9 LAMBDA=0).MODEL npnmod npn bf=16.MODEL pnpmod pnp bf=100 .MODEL dmod D IS=2.22P CJO=1P VJ=.376 M=.139 N=1.07.ends limitl.subckt limit 1 2 3elimit 4 1 2 7 10vnegativ 6 1 DC -10vthreshold 7 1 DC 2vpositive 5 1 DC 10dnega 6 3 dmoddposi 3 5 dmodr2 4 3 1e3r1 2 7 1e6.MODEL nmosswitch nmos (vto=+0.7).MODEL nmosmod nmos (vto=+0.5 RS=0.9 LAMBDA=0).MODEL npnmod npn bf=16.MODEL pnpmod pnp bf=100 .MODEL dmod D IS=2.22P CJO=1P VJ=.376 M=.139 N=1.07.ends limit.subckt comparator 1 2 3 4 5mcopa 5 6 1 1 nmosswitch L=1e-6 W=100e-6egain 6 1 3 4 1e3ro 5 2 10e3rgate 6 1 10e3r1n 3 4 1e6.MODEL nmosswitch nmos (vto=+0.7).MODEL nmosmod nmos (vto=+0.5 RS=0.9 LAMBDA=0).MODEL npnmod npn bf=16.MODEL pnpmod pnp bf=100 .MODEL dmod D IS=2.22P CJO=1P VJ=.376 M=.139 N=1.07.ends comparator========================================
When I import it goes until ".ends HCPL_3120". It seems to be a multi-whatever part.When I import through IBIS translator (jut guessing) it creates several parts. Then I retouch HCPL_3120 in Captue->File->OpenLibrary ...I place it in circuit.****** The line above is wrong, wat I was trying was file open directly to the *.txt Avago file ************
Well, pins 1 and 4 are NC. If I do not connect them, I get NET0075 unconnected pin. If I connect a ground (what should I?) I get in PSpice "Incorrect Number of Interface Nodes". (Just is case, I connect pins 6 and 7 together, these are the same output (parallel)). This is quite annoying. I don't have a clue about this.Any help is appreciated. Martins
In reply to oldmouldy:
Thank you for your answer. It worked fine. It is surprising that Avago has since long ago a faulty simulation file. Some month ago I complaint to them that something wasn't right but their answered that everything was OK. ThanksMartins