Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I was trying to do a parametric analysis with AC Sweep. I was sweeping a particular resistance value from 400 ohms to 1100 ohms in steps. Actually the bode plot (DB and phase) at some particular point in the circuit should show a sharp turnaround at around 520 ohms. This was proved when I was changing the values manually and performing the AC sweep. But when I performed a parametric sweep this change was not seen , the curves were following same trend as in case of 400 ohms but with some minor offset in each case, but in actual case if you look at the curves when it is at 1100 ohms and when it is at 400 ohms there should be a huge differenece. I am not sure why this is happening. Has anyone faced similar problem ? please help me
One more point is if I want to sweep to different parameters at a time, is there any other way other than using IF statement,
Can you share the circuit or just .out file? It's difficult to comprehend the problem and potential reason for same, base don above details.
In reply to alokt:
I am attaching the output file when I was performing a sweep of resistence values from 440ohms to 1100 ohms. I am also providing a snapshot below, It shows the output when the resisteance was 440 and when the resistance was at 600 ohms. If you look at Node 2, Node 11 you can see the Voltage values are 5.7522 and 1.2223 respectively when the resistance is 400 ohms. And the respective values are 5.7713 and 1.4955 when the resistance is 600 ohms, I mean there is not much difference, but when I am not doing a sweep I am only checking a contant resistance the values are not maching . For example if keep resistance as 600 ohms and run the simulation, the above mentioned values were, .0071 and .0018 respectively (Please see the snap shot in Bold for this). Also there are problems with other points also, I am only mentioning these two for example. The point 11 is the output of a particular op amp I developed on basic op ampmodel 741 available in pspice. I am not sure will there be any issue with this model, but I had checked model response independently and it was matching with the data sheet results. Please let me know if you can get some clues from this. Once again thank you for your help,
In reply to madhuraj:
I would require complete out file, mainly the portion where circuit connectivity and simulation parameters are defined. I would run the same circuit at my end. I hope those are not confidential and can be shared. If that is confidential, you may want to create and share small circuit to recreate the problem.
The output file was already attached in the end as a text file,