Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Updated to the latest service pack and I'm seeing a problem I have not run into before. Maybe I'm doing something wrong, but....
Below picture shows pairs of pins routed out to vias on the top layer. After laying these pairs down I now want to continue routing from the via on the bottom layer. I set my active layer to the bottom and click on the ratsnest near the via and my cursor jumps back to the IC pin and wants to route on the top layer. No matter what I try, I can not route from the via. It is sending me back to the IC pin. I have done this numerous times in the past and I'm wondering if it is a "feature" (bug) in the latest release, or is there some setting that I don't have set properly?
In reply to oldmouldy:
I reported it to Cadence and as I was reading your reply, their response came back........... Can't duplicate.
I'll send them the file I'm working on and see if that makes a difference.
I have found that if I route from one pin to the via and stop. I can then click on the rats next to the via and continue on from there, no issue. Once I tie both IC pins to the same via and stop, then try to route from the rats near the via, it jumps back to the IC pin.
We'll see what they have to say.
In reply to TH Designs:
Which appmode are you in? What is enabled inthe Find Filter?If you sent the design to Cadence it's always good to add a script (File >Script >Record) of what you are doing along with setting the AppMode, Find Filter and any Options. This way it's more likely to be reproduced. The only way I can reproduce what I am reading from above is:Etch Edit modeBottom - invisibleSet the active class to BottomSelect the ratIf I have the Bottom visible then the connection from the via starts on the bottom layer.
In reply to Rik Lee:
Tech support was able to verify what I was seeing using the board file I sent them. They are sending the board file to Cadence for evaluation to see if it is an actual problem or whether it is functioning "as designed"........
Rik LeeWhich appmode are you in? What is enabled inthe Find Filter?If you sent the design to Cadence it's always good to add a script (File >Script >Record) of what you are doing along with setting the AppMode, Find Filter and any Options. This way it's more likely to be reproduced. The only way I can reproduce what I am reading from above is:Etch Edit modeBottom - invisibleSet the active class to BottomSelect the ratIf I have the Bottom visible then the connection from the via starts on the bottom layer.
Bottom is visible.
I know this may be an obvious observation, but did you check your constraints file - 'Physical' tab and make sure the bottom layer line width on the form is not set to "0"? If this is set to "0", it will not allow you to route on that layer.