Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi. In another post I was asking about diff pair tuning.....well....I just cannot figure how to do it. I am willing to pay someone to take the brd, tune the diff pairs and send it back with detailed explanation how it was done. It HAS to be in either 16.0 or 16.5 XL
I need this done by Tuesday 6/18 LATEST.
PS This will probably be gravy for someone who knows their stuff.
You could always try using Route - Phase Tune which means you can add a small bump to each half individually to try and help meet the phase. Look at the Options menu for values for the size of the bump.
In reply to steve:
I have route-> delay tune, but that has no options for "bumps", at least in 16.0. I saw that in the doc you uploaded. Can't find it.
But anyway, I got the lengths tuned after the EE relaxed the delta from 5mil to 100mil and I fiddled with the constraint manager until I got the etch lengths to make sense. (Had a dream about them last night.......)
In reply to pitbull107:
You'd need at least 16.5 to see Phase Tune.
I would just add that updating to 16.6 with the newest quarterly incremental release would give you a prototype of the new phase tune that will be coming up in a later quarterly update.
You can see a bit of it in the movie below, although the spoken language is Danish, you could move forward to 6 minutes and get the meaning of this. My prediction is that the complete timing vision and tuning environment will make routing and understanding timing constraints so much simpler going forward.
Hope you can use it for inspiration.