Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
When using model editor to export a TI LMH6629 SPICE model, I get:
STATUS: PSpice Schematics to Capture translator (16.6.0.d001)STATUS: STATUS: Translator started at Thursday, October 03, 2013 16:31:52STATUS: C:\Cadence\SPB_16.6\tools\Capture\sch2cap -f INFO(ORSCH-1029): Using existing library
ERROR: [S2C3471] Base part library does not exist
STATUS: Translator stopped at Thursday, October 03, 2013 16:31:53STATUS: 1 Error messages, 0 Warning messages
Which, from my interpretation, tells me Model Editor cannot find the models in my text file:
.MODEL QDP PNP
.MODEL QDN NPN
.MODEL QON NPN VAF=150 BF=420 IKF=1.5 RE=0.5 RC=1
.MODEL QOP PNP VAF=150 BF=420 IKF=1.5 RE=0.5 RC=1
.MODEL QIP PNP VAF=150 BF=260 IKF=0.005 RB=1.4 RE=0.1 RC=1
.MODEL DVN D KF=4E-13
.MODEL DIN D KF=26E-14
.MODEL DIC D RS=0.1
.MODEL DD D
.MODEL PSW PMOS KP=200U VTO=-7.5 IS=1E-18
.MODEL NSW NMOS KP=200U VTO=7.5 IS=1E-18
.MODEL QSW NPN
.MODEL NEN NMOS KP=200U VTO=0.5 IS=1E-18
Where are the NPN, PNP, D, NMOS, etc models located? In what .lib file? I have searched through the SPB_16.6 PSPICE libraries and cannot find them. Thanks.
Your goal is not clear. What exactly are you trying to accomplish? Commend mentioned by you would generate the symbol library. These symbols are used to create schematic/designs. Is this the goal? Why? Since you installation already has symbol libraries for all models shipped with it.
Are you using licensed version or Lite (Demo ) version ? Note that Lite version support limited capabilities?
Answer to these questions would help others in providing exact input.
In reply to alokt:
Thank-you for the response.
The goal is to export the TI OpAmp PSPICE file to a .lib file for use in a simulation. The licensed version of SPB 16.6 does not have a model for the LMH6629. The error shown seems to indicate Model Editor cannot find the files for Models NPN, PNP, D, PMOS, NMOS, however, I am not 100% certain, and I do not know what .LIB file the NPN, PNP, D, PMOS, NMOS models are kept.