Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I cannot produce PASTEMASK_TOP and PASTEMASK_BOTTOM for through hole components even if I define its geometry in padstack design PASTEMASK_TOP and PASTEMASK_BOTTOM, but I can produce pastemask for SMD.
It looks like PASTEMASK is suppressed for through holeparts even if it is set in padstack (not NULL). I can bypass it by using FILMMASK in artwork instead, but is any way to have PASTEMASK produced for through hole parts, because it is really needed for PIP (Pin in Paste) reflow soldering, as described below:
One method I've used is to add shapes on PACKAGE GEOMETRY/PASTEMASK_TOP(or BOTTOM) at the symbol level.
I don't have this issue and can define PASTEMASK_TOP / BOTTOM for a through hole pin and it is produced in the artwork without issue. Are you sure you have defined the PTH pin correctly and then updated the design ? Can you see the PASTEMASK_TOP pad on the canvas ? Is it defined in the artwork ?
In reply to steve:
steveI don't have this issue and can define PASTEMASK_TOP / BOTTOM for a through hole pin and it is produced in the artwork without issue. Are you sure you have defined the PTH pin correctly and then updated the design ? Can you see the PASTEMASK_TOP pad on the canvas ? Is it defined in the artwork ?
I do not see anything for PASTEMASK_TOP / BOTTOM for through hole pins on the canvas or artwork
I can define, update, and see FILMMASK _TOP / BOTTOM, or Soldermask_TOP/Bottom for the same pins. Is any big difference between PASTEMASK and Soldermask or FILMMASK?
In reply to vivanov:
What exact version of tools are you using from Help - About? Are you sure you have turned on Pin/Pastemask_Top / Pastemask_Bottom and the color is set to something you can see (i.e. not black). They pastemask filmmask and soldermask are just a different layer that you specify....
Thank you very much, I solved: visualizing Pin/Pastemask_Top / Pastemask_Bottom works. Before I tried only Board_geometry/Pastemask_Top and Pastemask_Bottom, which worked for fiducials.
Please also help me to visualize thermals. I set them is "Setup\Design Parameters ...\Display\Enhanced display modes\Thermal pads", but can see them only in Gerber artwork. Which class and subclass I need to use to see thermals in negaive planes?
It does help if you turn the correct layer on :-) On to negative artworks - since the additonal of positive dynnamic shapes I wouldn't use negative artworks. You need to ensure you have thermal / anti pad defintion for every pad you use (PTH) and it's always more work. With positive dynamic shapes you get WYSIWYG and rely on Constraint Manager to specify pad to shape clearances - much easier. Any split planes or tracking clears from the plane automatically...