Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm working on a design in OrCAD Capture 16.5. When making a netlist, I got errors because one of the part instances used an invalid footprint name (had a space in it).
I went into the part library and fixed the footprint naming. All I need to do now is update the instance in my design to reflect the updated source part in my library.
I found the part in my Design Cache and have tried "Update Cache" on the part (which succeeded without errors). The footprint field didn't get updated, however, on my part instance. I even tried "Replace Cache" without any success in updating my part instance...
Am I missing something here? How can I apply the updated cache to actual instances of parts in my design??
I can place a new part (from the source library or from the design cache) and it shows the correct footprint. I just can't get it to apply to existing part instances.
You'd be better off using Replace Cache and then making sure you check Replace schematic part properties. If you go to 16.6 the update cache works the same as the replace cache.
In reply to steve:
That's the weird part. Even when I Replace Cache (and Replace schematic part properties), it still keeps the same incorrect footprint name.
The actual field is called "PCB Footprint"
Right now, I'm manually editing lots of entries in the spreadsheet form and typing in the corrected footprint. It should work, but feels like the wrong way to handle this.
In reply to B Price:
Hmmm works for me - did you check the box for Replace rather than Preserve (Preserve is the default)...
Yes (although I kept the Ref Des).
The design was originally made in OrCAD 10, but as far as I can tell everything was correctly upgraded to OrCAD 16.5. I'm still not sure why it doesn't work for me.
Edit: Do I need to run a Tools -> Update Properties.. to apply the updated design cache?
Ok - I just tried this in 16.5 and got the same as you (I was using 16.6 where it does work). I can get 16.5 to work but you need to do an extra step. Make a new library and copy the part from the design cache into the new library. Then do a replace cache and replace the orignal part with the new part library. Save the design, then replace the cache with the orignal part (making sure replace is checked) and the footprint is now populated. Or update to 16.6....
Option 2: I am also at 16.5 for now..If you are only updating one or two parts...When you replace the cache do not check Preserve Refdes and the footprints will get updated and you will just have to re-reference the two parts to what they were.
I've been plagued by this issue for a long time. I am running v16.6-S0013 (7/1/2013) and it still has the issue. Is there a particular ISR that fixed this?
In reply to melview1:
I have 16.6 and have the exact same problem. It is not fixed.
In reply to Jim larocque:
In reply to jch teyssier:
In reply to paragc:
Yes, I know.
The problem is that it doesn't always work. You have a bug... still.
There is a "forced cache update option" under TCL utilities at this location - (Accessories=>Cadence TCL/TK Utilities=>Extended Preferences=>Design cache=>Update cache (Forced).
Can you please try it once at your end and see if this solves your problem.