Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have 2 boards that I want to combine into a single board using modules. The boards do have very similarly named nets and symbols. After reading through some of the documentation I try the following steps:
1) Go to each of the 2 seperate boards and create a module with "Tools > Create Module". I select, by window, the outline of the board with the find menu "All On" and Global Visibitily enabled
2) Save module in modulepath
3) Go to the empty board and choose "Place > Manually"
4) Add check box next under "Advanced Settings (tab) > List construction > Library" in the "Place > Manually" window
5) Go to "Placement List (tab) > Module definition" and simply place the module, as done with a standard symbol
The issue is that I can see the board outline imported but there is nothing else imported, i.e. symbols, shapes, vias, clines, etc. What am I doing wrong? Are there some hidden settings for the "Tools > Create Module" command that I am unaware of?
Thanks for any help,
It doesn't quite work like that. For the bard you wish to combine the two module files in you need to ensure that it has a netlist that contains BOTH designs in combined.
You also now can use the Place Replicate options to create an re-use the modules between designs but the key here is that is takes the detail from the netlist. Take a look at:- http://www.youtube.com/watch?v=hvx3fTOGYXw
In reply to steve:
The problem is the reference designators are almost identical on the two designs. Usaully we for each design we add a "_1" or "_2" to the end of the reference designtors for say design 1 and design 2, respectively. I think this is messy and requires quite a bit of manual work.
The place replicate option seemed to work well if I just select the entire design and import it into a blank brd file. That way there isn't really a netlist required? The assembly layer gets updated with the name of the module as a preface.