Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I have used net names of my power symbols for various pins. Running DRC I see below messages. How can I get rid of such messaes?
INFO(ORCAP-2212): Check Power Ground MismatchQUESTION(ORCAP-1589): Net has two or more aliases - possible short? U18,PVIN PVIN DDR1V8 SCHEMATIC1, 05-DDR2 & GP Flash (106.68, 185.42)QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U18,VDDQ VDDQ DDR1V8 SCHEMATIC1, 05-DDR2 & GP Flash (106.68, 175.26)QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U16,VDD VDD DDR1V8 SCHEMATIC1, 05-DDR2 & GP Flash (241.30, 22.86)QUESTION(ORCAP-1589): Net has two or more aliases - possible short? U16,VDD VDD DDR1V8 SCHEMATIC1, 05-DDR2 & GP Flash (243.84, 22.86)
Any comment would be appreciated.
Thanks in advance,
Engineer PCB Design.
In reply to Dhamodharann:
I have checked it many times. There is no mistake with the Schematic. I have some parts with various power pin names(VDDQ, PVIN,..) :accordingly, I made my part pins. I have to use a one power label for these pins and here the problem arises, when I run Physical check in DRC it displays those mentioned messages, Hope it makes sense!.
In reply to Hossein1357:
Try to use Edit->Browse->Nets to see how many aliases your nets have
In reply to tltoth:
I also have this problem and I do not see any issue with my design either.
Browsing the DRC, I see other names have been attached to the concerned power nets. Those "alternative" and confusing aliases that trig errors reflect power pin names.
My feeling is that, whenever OrCAD finds a power port, it attaches a tag to the power net it connects to or, better, it tries to rename the power network with pin names, generating more than one net aliases. Later, when running DRC, it will complain about this.
Is my suspect correct? How do I eventually remove this annoying option?
In reply to Franco Maggi:
In reply to steve:
Sorry, my mistake - I misread your question. You have three options, Rename the Pin Name to match the actual voltage you have associated to the power symbol, turn off that DRC check or waive the DRC once you have checked it. You can use the Power Pin name to make the connections for you - this way you don't have to wire them all up. There's pro's and cons for both methods.