Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello, All.I've tried to run Allegro PCB SI 15.5.1 with Hspice 2004.03.At first, it seems to work very well, but the job is aborted in a few minute.In the file of waveforms.lis in the "sim" directory,I can find following error message. **error** internal timestep too small in transient analysis
time = 6.29875D-09; delta = 1.19326E-20; numnit = 535Even I give a transition condition as follows,.tran 0.010000ns 20.000000nsIt is changed.If you have any experience about this issue or any advice,Please let me know.Thanks in advance.Best Regards,YS Shin
This is most likely a HSpice issue. I met this issue before when I simulate s-parameter models in HSpice. You could try increase the stimulus frequency or Try to use 2005 version of HSpice.
Yes, this is a very common HSPICE error because it cannot find a time step small enough to give the same solution at some point in the future. You have elements in your circuit that make it unstable. Check the synopsys site for more details. I find connector models often get this error when unused nodes are not properly terminated or grounds are not properly connected. Sometimes it is only 1 node that you need to connect properly.
Thanks for your reply.In my case, it seems to me that is dependant the slew rate of stimulus.And I couldn't find the part of root cause, But it has defferent channel, then it runs.Finally, I want to confirm, it can settle down if I use Hspice2005.Best Regards,YS Shin
I have had a similar error in the past, one thing that helped was the use of the HSPICE option RUNLVL. I am using 2005.9 so I don't know if it will work with 2004.