Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Can anyone advise a SigNoise novice the best way to simulate multi-gig signals which are AC coupled ? The problem I have is that if I run at the resolution I need to examine the signals at, it takes an age for the caps to charge so that the signal levels are within the normal operating range. Ideally I either want to be able to simulate very coarsely for a period, then change the res, or perhaps I could force the initial voltage on the caps somehow ? Cant do any of this manually (per simulation), as I have a LOT of such signals to sim in batch mode. I would prefer not to modify either the design or the device models if possiblePlease forgive if this is a dumb question, or the answer is blindingly obvious (or both) !
Aball:The answer is not blindingly obvious and without major study of the Cadence spice user docs, you could not figure it out. Fortunately Cadence has provided the answer:From SourceLink if you search for capacitor initial conditions- The the reason this is happening is that the initial DC voltage across the capacitor is not the voltage that would be there if the circuit had been switching for a long time, the time=0 value has the circuit in a steady state, and then it starts switching for time > 0.The initial voltage across the capacitor can be set by modifying the ESpiceDevice model for the capacitor. For example this model will set the initial capacitor voltage to be 0.92 volts.("cap_with_initial_condition.dml" (LibraryVersion 136.2 ) (PackagedDevice (cap_with_initial_condition (ESpice ".subckt cap_with_initial_condition 1 2C1 1 2 10000pg1 1 2 i='if (time <=0) (1e3 * (v(1,2)- 0.920)) else (0)'.ends cap_with_initial_condition" ) (Manufacturer Signetics ) (PinConnections (1 2 ) (2 1 ) ) ) ) )
KaiThanks !As ever, SourceLink is great IF you know exactly what to search forSeems a pity there's no way the simulator can automatically do this sort of initialisation based on the actual circuit i.e. accounting for the high/low driver output levels and assuming average 50:50 mark-space Alan
Alan,Often the sim results are the same with and without the cap. Let us know if that is true in your case. If it is, you can just leave its parasitics there (ESL, ESR), remove the C, and save a lot of time/hassle.Donald
Donald has a good point. Messing around with initial conditions can be really time consuming. It is better to remove the cap and just add the parasitics. Do an analysis on the lowest frequency your data rate and encoding will create and make sure the capacitor value is large enough to not cause any issues.