Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi all, I am new to SI and SigXplorer as well and I have to do simulations on a DDRII chip attached to a freescale MPC8313 placed on my board. I have been playing with differential pairs in SigXplorer and have seen that there are models for differential output buffers and differential input buffers, the problem comes out with the IBIS models supplied by the vendors.For example let's focus on the differential CLK line,the DDRII IBIS model comes with a differential input model but the MPC8313 IBIS model doesn´t have a differential output buffer for the clock, instead you have two single ended models each one for clk+ and clk-. From hardware point of view a differential signal consists of two pins having the same models, but opposite signal phase. And my question is, is there a way in SigXplorer to take two single ended signals and invert or change the phase of one signal respect from the other, is this the right way from a simulation point of view? In "Stimulus Edit" I cannot change the default stimulus signal and I don´t have a way to create a custom stimulus. I need to see the eye opening and reflections but cannot with two single ended models.
Thank's in advance
Not having the model I cannot say for sure it is incorrect. It depends on how you have added the part to SigXP. If you extracted the net from the .brd, then most likely the IBISDevice is not set up properly to understand that these pins are differential. You can tell if they are set up properly if you see Inverse pin information when editing the IBISDevice in the IBIS Device Model Editor.When adding buffers to the SigXP canvas manually, then you need to be sure to select IBISDevice when adding the buffers, This will allow you to select the exact pin you want, and if it is defined differentially, it will bring it in as a differential part. The stimulus is then handled with inverting outputs as expected.Once you have the model correctly, you can set up the simulation such that it runs a lot of pulses (since you don't have the Custom Stimulus capability) . Do this by setting the Measurement Cycle number (in the Analysis Preferences form) to whatever value you want. Then you will have the ability to view it in Eye Mode.
By now I have not extracted the net from the .brd as I am just exploring the models.
I have added the buffers manually to he SigXP canvas, as you mention I have selected the IBISDevice and then I have selected the exact pin that drives the clk+ but it doesn´t bring it as a differential part (as you can see in the attached pic), just bringed as a singled ended pin.
In the other hand the net in the .brd is set as differential with its ECsets configured, so if I extract it from the .brd, will it be correctly displayed in the SigXp canvas as a differential output buffer although the model have not a differential model?
As John said, go into the IBIS Device Model Editor. You get there through the Library editor, not Add Part. Then scroll down to the correct pin, click on it, and associate the differential pin. It must not have been defined in the 8313 IBIS.Donald
Thank's Donald, it seems to work now as a differential pair. It also gives a warning because there are no Logic Threshold Values on Diff Pair Data but that's another thing...
Or you can extract the spice model for BRD file, then you can run the hspice by combination of the bid's spice model with IBIS. You can expect the same results.