Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
When I use Edit--> Split Plane--> Create On some designs, the copper pour doesn't adhere to the design constraints. For example, the shape to pin distance might be set at 6 mils but I will get a drc violation because the copper pour is actually 5.999 mils away from the pin. I have an easy work around for that one but sometimes it violates the route keep-in. Any suggestions? John
Take a look at Sourcelink solution # 11149292. Basically, they recommend adding a small oversize value to the global shape parameter clearance table.
Thanks Randy R. I appricate the quick response too. John
Really the subject should be "Rounding Error: Shape parameter settings VIA Thermal/Anti vs DRC" If the DRC value is equal to the Anti-Pad value a rounding error occurs. This is a bug and I submitted PCR# 759117 a while ago to address the issue. Oddly enough it was partially fixed in 15.5 but still errors exist (even in 15.5.1-43P). I'm waiting for a response from R&D. The original thought was it was fixed but that does not appear to be the case.