Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I just have loaded up the latest version of Allegro. But I have noticed that the copper pour menu has changed. Previously you were able to Edit>Shape select the shape then pick the elements you wanted cleared Via's, traces, small planes. etc... Can someone direct me in the new version on how these steps are done in V15.5.ThanksBrian
Hi BrianIn 14.2 Allegro was using Static shapes only - the shape required manual voiding to achieve the required DRC clearance. In 15.5 you have the choice of Static and Dynamic shapes - Dynamic shapes are linked into the DRC and will void automatically depending on the parameters of the shape. If the shape is dynamic there is not a option to void individual elements as this is done dynamically - you can however add properties to elements that affect the clearance (DYN_* properties). The shape Parameters define the way the shape behaves (voids to DRC values or Padstack values, clearance oversize, solid or hatched etc.To edit the shapes in 15.5 (or 15.2 and 15.5.1) use the Shapes menu - Shape->Select Shape or Void, then click on the shape - the shape will then get small "square" boxes at each vertex which can be moved. To add a manual void into the shape use Manual Void->Polygon or Rectangular or Circle.Andy