Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In SPB15.7, I have a problem with NCDPATH:
the environnement variable NCDPATH is set (since a long time) to dot (.) and another common path on the network where we store our default nc_param.txt file.
on the . path (the physical board path), there is no nc_param.txt at the beginning.
So the common file is read and then copier to .
If you change it locally then "." file is read and not anymore the common file.
Since SPB15.7, the default path is not read anymore. It creates a new one in . with wrong params (true in fact but not what we want).
I tried to remove the first . (dot) path and the the common network path is used.
So it seems that only one path of the NCDPATH is taken, the first one.
Did somebody see a similar thing?
Solved.In fact we use a script to generate the drill legend before running nctape command.This script was OK in 15.5.1 and before. But now when it runs, it creates a nc_param.txt wit two lines:DRILLING LAYER-PAIRBACKDRILL NOIt seems these lines are informations needed to fill the legend (and it's new in 15.7)So I solved the problem by running the ncdrill param command at the beginning of the script.This makes that the default nc_params.txt file is copier to "." and like it already contains these two lines, it works.