Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi, I have two TPS65023 on top layer, these chips have a PowerPad which I defined during symbol making as shapes on ETCH/TOP. In the board I have attached these PowerPads to GND net and my question is... Is there a smart way for fanout these shapes to GND plane or how to connect these shapes to a GND plane which is in an inner layer? I have defined the corresponding blind via from TOP to GND plane.
Thank's in advance.
I have used these types of components (QFN with Thermal Pad) at lot over the past couple of years. I add the PowerPad to the package symbol as four separate pins which form the one pad. The reason for this is because TI, among many other vendors, that use these packages recommends that four separate solder paste areas are used in the PowerPad area. To connect down to the GND planes I add vias inside the PowerPad area in the package symbol to immediately connect to planes once placed. I would strongly recommend you review the THERMAL INFORMATION section of the TI Spec sheet and also the TI QFN Application Report which gives you details on the solder pad and solder paste footprint requirements.
Attached to this post is an example of one of our QFN footprints which use a PowerPAD underneath the device. Underneath the device there is 5 vias shown as donuts because I have plated holes displayed, 4 top side smd pads which touch each other with stepped back solder paste apertures which space in between each.
Hope this help,
Thank you very much Mike, and sorry for the late feedback as I was on holiday. I am going to modify the symbol at library level as you mention and by the way what kind of via do you use in the thermal pad, I need them to be blind ones but instead of defined them as blind ones in the padstack designer I do it in the PCB editor with a kind of assistant in order to generate blind vias from TOP (thermal pad) to all possible internal GND planes, is that the right way?