Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
This is what I am trying to do
User to select a shape drawn in a drawing layer, now I want the skill to draw cline segments on regular interval with given width horizontally in one etch layer and vertically on the adjacent layer
now I want to inserta a via on where the clines intersect on the adjacent layer
I am going to test out a procedure and let you guys know what is the result
Any ideas welcome
There is function axl_ol_ol2() which finds the intersection point of two lines and for adding a via we can use axlDBCreateVia().
By the way we can manually also place multiple vias using the Copy command on your preferred x and y spacing.I assume the purpose might be taking traces straight without bends.
I forgot to update, I figured it out and here is a sample code
Draw a shape (only rectangular) in an drawing layer then select it
I still don't know how to achieve this with an irregular shape(this is where i need some help)
axlClearSelSet() axlSetFindFilter(?enabled list("noall", "SHAPES"), ?onButtons list("noall", "SHAPES")) shape = car(axlGetSelSet(axlSelect()) ) layer1 = "CONDUCTOR/METAL2" layer2 = "CONDUCTOR/METAL1" _shbBox = shape->bBox _startX = car(xCoord(_shbBox)) _startY = cadr(xCoord(_shbBox)) _endX = car(yCoord(_shbBox)) _endY = cadr(yCoord(_shbBox))
i = _startY while(round(i)<=round(_endY) axlDBCreateLine((list _startX:i _endX:i), 20 layer1), i=i+100) j = _startX while(round(j)<=round(_endX) axlDBCreateLine((list j:_startY j:_endY), 20 layer2), j=j+100) axlClearSelSet() axlSetFindFilter(?enabled list("noall", "clines"), ?onButtons list("noall", "clines")) clines = axlGetSelSet(axlAddSelectBox(_shbBox)) axlClearSelSet() endType = 'SQUARE
l1_clines = setof(a clines a->layer == "CONDUCTOR/TOP") l2_clines = setof(a clines a->layer == "CONDUCTOR/BOTTOM) l1_lines = l1_clines~>segments~>startEnd l2_lines = l2_clines~>segments~>startEnd _xSecList= list() foreach(a l1_clines foreach(b l2_clines _xSecList = cons(axl_ol_ol2(car(a->segments)->startEnd car(b->segments)->startEnd) _xSecList)))
foreach(a _xSecList axlDBCreateVia("VIA1", car(a), nil, nil)