Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm working on a small skill program that should only be available during "add connect", but I've not figured out a way to get the active command in skill
Using axlGetCmdSupplementalData() will show "add connect" as the command using pre-selection mode, but if the user selects
Route->Connect then it will return nil as the command. This is also in alignment with the description for axlGetCmdSupplementalData()
But does anyone know if there's a way to get the name of the active command?
I don't believe you can do that. When you are in an interactive command such as Route->Connect you can't run another interactive command or a skill command.
In reply to aCraig:
This is possible, just register the program as "general" - that will coexist with other general and interactive commands.
I've already got my program running nicely, will share the code when I'm back at work tomorrow, so this is possible, I would just like to aboid confusing missing form warnings if executed within another command.
In reply to Ejlersen:
As promised an example to make a command that can be used to change line width during add connect.
axlCmdRegister("ns_clwidth", 'ns_clwidth, ?cmdType "general")
defun( ns_clwidth (clwidth)when(atof(clwidth) axlShell(sprintf(nil "setwindow form.mini;FORM mini acon_line_width %f; setwindow pcb" atof(clwidth)))))
now a funckey can be made like funckey l ns_clwidth
during add connect the user can write "l .1" (remember the space between l and the paramter which in the example is .1) and it will change the line width to 0.1 design units.
if not using l as a funckey for anything a series of shortcuts could be made like
funckey l1 ns_clwidth 0.1
funckey l2 ns_clwidth 0.2
funckey l3 ns_clwidth 0.3
now during add connect press l2 to change the line width to 0.2 design units.
Anyone with any ideas/workarounds to get the active command?
Provided that I know the path to the current jrl file I supposed that could be passed in order to figure out if the last active command is add connect?