Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I've tried using the above 2 functions with the pin dbid->xy and constraint region dbid
The function always return nil - can it not be used with constraint regions?
They appear to work correctly in 16.6 S016:
Skill > s3=car(reverse(axlGetSelSet()))dbid:236524648Skill > s3->??(prop nil bBox ((10200.0 16025.0) (10500.0 16275.0) ) readOnly t net nil objType "polygon" segments (dbid:236353288 dbid:236353328 dbid:236353368 dbid:236353408) nSegs 4 isRect nil layer "CONSTRAINT REGION/ALL" parent nil parentGroups (dbid:236524488))last pick: 10350.00 16200.00Skill > v1=car(axlGetSelSet())dbid:236525128Skill > v1->??(prop nil bBox ((10340.0 16168.0) (10384.0 16212.0) ) readOnly t net dbid:236324752 objType "via" pads (pad:271819184 pad:271819160 pad:271819136 pad:271819112 pad:271819088 pad:271819064 pad:271819040 pad:271819016 pad:271818992 pad:271818968 pad:271818944 pad:271818920 pad:271818896 pad:271818872 pad:271818848 pad:271818824 pad:271818800 pad:271818776 ) branch dbid:236392280 fixedByTestPoint nil isThrough t xy (10362.0 16190.0) testPoint nil name "VIA" startEnd ("ETCH/TOP" "ETCH/BOTTOM") rotation 0.0 symbolEtch nil parent dbid:236392280 mirrorType "NO" isMirrored nil definition dbid:236327552 parentGroups nil)Skill > axlGeoPointInShape(v1->xy s3)tSkill > axlGeoPointShapeInfo(v1->xy s3)(inside nil)Skill >
In reply to djhutchi:
That's really weird, I'm using 16.6s016 as well
I'll have a go at it again and see if I can get it working, otherwise I'll post my sample.