Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am working on one of the module where I need to obtain bounding box for some of the components of PCB using skill script.
I have already written skill script to obtain bounding box for selected components.
I am using "axlDBGetExtents" function for this.
However, I am facing one problem with this method.
Bounding boxes obtained using this function are larger than what I need.
For my purpose, I need bounding box prefereably (or I would say ideally) of the size of top surface of the component.
My Current Method:
I have used "t" as second argument for axlDBGetExtents(id t) function.
According to documentation, by using "t" as a second argument, bounding box only for visible parts of component is selected.
I am controlling visibility by using "Display->Color/Visibility" option.
I am choosing to disable all options except "Package Geometry -> Assembly_Top & Display_Top".
Please let me know if I am doing something wrong here as I have started using this software only a month ago.
Any suggestions that would help me in resolving this problem are welcome.
I'm using specific layers DFA_BOUND_xxx or PLACE_BOUND_xxx and bBox property.
As I do it:
;; Get object boundary box.; First trying get Dfa_Bound_Top(Bottom); if Dfa not present trying Place_Bound_Top(Bottom); if Place not present get bBox property.;defun( getObjectBBox (object) let( ( objectChildren child dfaLayer placeLayer result) if(object->isMirrored then dfaLayer = "PACKAGE GEOMETRY/DFA_BOUND_BOTTOM" placeLayer = "PACKAGE GEOMETRY/PLACE_BOUND_BOTTOM" else dfaLayer = "PACKAGE GEOMETRY/DFA_BOUND_TOP" placeLayer = "PACKAGE GEOMETRY/PLACE_BOUND_TOP" ) objectChildren = object->children ; only Symbols have objectChildren if(objectChildren then ; find Dfa_Bound_ shape foreach( child objectChildren if((child->objType == "shape" && child->layer == dfaLayer) then result = child->bBox ) ) ; find Place_Bound_ shape if(!result then foreach( child objectChildren if((child->objType == "shape" && child->layer == placeLayer) then result = child->bBox ) ) ) ) if(!result then result = object->bBox) result ) ; let) ; defun
In reply to Silver John:
Thanks very much for your reply.
Your method gave me the required size bounding boxes for components.