Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
How can I get properties of Connected lines: , Connected vias: , Connected shapes: in a Via.
I have tried to use this:
foreach(via allViasInDesign fprintf(writeOutFile "%L", via->Connected->pins) .........................................
...But it returns to nil. I wan to get layer name in "Connected lines: , Connected vias: , Connected shapes:" . Please help me.
LISTING: 1 element(s) < VIA > origin-xy: (-7031.130 -14189.120) part of net name: GND Connected lines: 1 ( BL ) Connected vias: 1 ( AL2 ) Connected shapes: 1 ( AL2 ) Padstack name: VIA-BL-AL-50 Type: bbvia padstack defined from AL2 to BL rotation: 0.000 degrees Via is not mirrored
In reply to Pawandeep:
I have tried to do it but not success, I only want to get the layers that via connect to (line, shape pin)
ex: Connected lines: 1 ( TOP ) ===> TOP
Connected shapes: 1 ( BOTTOM ) ===> BOTTOM
who can help me ?
See if this helps. It should list all the via connections. With some minor modifications, you can put the data into a list/array and they output it based on object type.
axlSetFindFilter(?enabled list( "noall" "vias")?onButtons list( "noall" "vias"))axlAddSelectAll()
allViasInDesign = axlGetSelSet()foreach(via allViasInDesign via_connects = axlDBGetConnect(via t) foreach(via_connect via_connects printf("Object Type = %s, Layer = %s\n", via_connect->objType via_connect->layer) );end foreach println("-----------------------------"));end foreach
In reply to Randy R:
Hi ! Thank for your reply!
Your code works OK but if a via connect to Pin (via on pad) ==> DRC occur :
E- *Error* fprintf/sprintf: format spec. incompatible with data - "Format is '%s, %s\n', argument #2 is nil"
how can i get the layer if it connect to pin?
In reply to luanvn81:
The following will work for non-through-hole pins. You can add additional case statements if needed.
allViasInDesign = axlGetSelSet()foreach(via allViasInDesign via_connects = axlDBGetConnect(via t) foreach(via_connect via_connects cnt_obj = via_connect->objType cnt_lyr = via_connect->layer case( cnt_obj ("pin" cnt_start = car(via_connect->startEnd) cnt_end = cadr(via_connect->startEnd) cnt_lyr = if( (cnt_start == cnt_end) cnt_start "***unknown***") );end pin section );end case printf("Object Type = %s, Layer = %s\n", cnt_obj cnt_lyr) );end foreach println("-----------------------------"));end foreach
It's really works as my intention, thank for your code.