Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I need to find the absolute minimum spacing defined in the Constraint Manager. This includes the CSets and any number manually entered in the CM, Region rules, Class/Class, etc.
I see the function axlCNSGetSpacing will retrieve the values of your various CSets, but smaller numbers can be manually entered (i.e. not defined by a CSet) or set manually under region or class/class rules. Is there a way to derive this rock-bottom spacing value?
I tried to get that info via axlCnsTableSeek, but it doesn't seem to work period.
Thanks in advance,
I achieve this by exporting a tech file, parsing each section (using share\pcb\xml-formats\techfile.dtd) and analysing the results to find the minimum values. I would be interested if you find a more efficient method.
Contact me off line if you want to share code.
In reply to eDave:
I have some primitive code I did in 2008 to find space less then min.
axlCmdRegister("L2L" 'L2L)(defun L2L ()
; find line2line less then 0.075mm;get all netsnet_list = axlSelectByName("NET" "*" t)net = car(net_list)foreach(net net_list L_L = net->prop->"LINE_TO_LINE_SPACING" if(L_L !=nil then value = atof(L_L) if(value < 0.075 then printf("%s %s\t%s\t%s\n" "DRC value is :" L_L " NET:" net->name) ) ));end for each
; for spacing Csetsscset_list = axlCnsList('spacing)scset=car(scset_list)layer_list = axlGetParam("paramLayerGroup:etch")->groupMemberslayer = car(layer_list)foreach(layer layer_list foreach(scset scset_list L_L_set = axlCNSGetSpacing(scset layer 'line_line) if(L_L_set !=nil then if(L_L_set < 0.075 then printf("%s %.3f\t%s\t%s\t%s\n" "DRC value is :" L_L_set "SCSet name:" scset layer) ) ) ) ; end foreach ); end foreach