Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am currently working on an interface where treelist is used. the form will display list of layers present in the design in tree list. every item is set to be displayed with a check box.. the main purpose of the check box is to serve as a trigger for another form.. but in order to load the form, the condition is to check the checkbox and then retrieve the label of item selected.. To retrieve if the checkbox is checked is quite simple, I just used form->treeViewSelState . what is quite confusing is how to retrieve the label whenever the checkbox is selected.. whenever i use form->curValue or axlformGetField. the label extracted is either nil or "". refer to the code below as reference
;;;;;code used to load items on tree list. note: DESIGN_LAYER_LIST is the list of layers extracted from board
(foreach item DESIGN_LAYER_LIST axlFormTreeViewAddItem(form "treeLayers" item nil nil t))
;;;;;code for form event
("treeHandler" let(() (form->event (normal ;;;;; retrieve checkstate form->treeViewSelState ))))Thanks in advance
("treeHandler" let(() (form->event (normal
;;;;; retrieve checkstate
Thanks in advance
There might be an issue in that area. I just tried on 16.6 using the built in example of tree view (%cdsroot\share\pcb\examples\skill\form\basic) and it shows the same behaviour.
It seems like the first time you select something you get "" back, however selecting another item gives you back the level as expected.
I think you'll have to file a service request to Cadence on this.