Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi,I am looking for skills program which create wire keepout shape on via. Anyone has such program to share with me?Thanks in advance.Stella
Hi Stella,Nice to hear from you.This is not a difficult task - try using the axlPolyFromDB command.eg. poly = car(axlPolyFromDB(via_dbid ?layer "ETCH/TOP" ?padType "REGULAR"))You can then create a keepout shape on the appropriate layer using axlDBCreateShape:axlDBCreateShape(poly, t, layer)I hope this helps.Cheers, Dave
Hi Dave,Nice to hear from you and glad that you are moderating this forum. Guess I have a lot to learn from you.I left out a some detail. I am looking for slightly more ie the wire keepout to be created will exclude any cline connect to the via. In the attached. Thanks for the code, it is a good starting point.Regards,Stella
Hi Stella,Have a look at the attached code. I hope it helps.It makes use of the axlPoly commands which are great for doing this type of task.Cheers, Dave
Hi Dave,Thanks for the great help. I did a little customisation and now I am using it for my design. Have a nice weekend.Regards,Stella
Stella is working at the board level, in particular, the vias on the board level.
Can you give me your reasoning for putting the new "WIRE_KEEPOUT" subclass within the "PACKAGE GEOMETRY" class?
Hi J.C.It's just example code. I don't know what Stella's "wire keepout" layer is. Yes, it should probably be a BOARD GEOMETRY feature. I assumed that anyone using the code would modify it for their own purposes. Hence the function name "stella"Cheers, Dave