Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am writing one skill code at present that can help us to view the net layer(Select a net and then visible the etch.After select one net and display the result,the program will not stop.it's loop.You can select other nets). It can recover the display view.The etch layer result also will show at the Ministatus form. My problem is that i don't know how to delete the list in the Ministatus form.I know that one function(axlFormListDeleteAll) can be used to delete the list. But when i used it,it will not display the result in the form again. I used while to loop program. The following is some source code. Please help me to check it out. Thanks.xlCmdRegister( "glnetlayer" 'gl_netLayer ?cmdType "interactive")
; ------------------------; Define the Main Function; ------------------------
defun(gl_netLayer () let((layers string gl_netlayer_form_file layers_num)popup = axlUIPopupDefine(nil (list (list "Done" `axlFinishEnterFun) (list "Recover" `gl_Recover_visiable))) axlUIPopupSet(popup) gl_vis=axlVisibleGet() gl_netlayer_form_file = "./netlayer.form" gl_netlayer_form = outfile(gl_netlayer_form_file "w") fprintf(gl_netlayer_form "FILE_TYPE=FORM_DEFN VERSION=2\n") fprintf(gl_netlayer_form "FORM \n") fprintf(gl_netlayer_form "FIXED\n") fprintf(gl_netlayer_form "PORT 36 19\n") fprintf(gl_netlayer_form "HEADER \"Net Layers\"\n") fprintf(gl_netlayer_form "\n") fprintf(gl_netlayer_form "TILE\n") fprintf(gl_netlayer_form "TEXT \"Net Layers\n") fprintf(gl_netlayer_form "TLOC 2 6\n") fprintf(gl_netlayer_form "ENDTEXT\n") fprintf(gl_netlayer_form "\n") fprintf(gl_netlayer_form "FIELD \"GL_netlayer\"\n") fprintf(gl_netlayer_form "FLOC 2 8\n") fprintf(gl_netlayer_form "LIST \"\" 24 6\n") fprintf(gl_netlayer_form "ENDFIELD\n") fprintf(gl_netlayer_form "\n") fprintf(gl_netlayer_form "ENDTILE\n") fprintf(gl_netlayer_form "\n") fprintf(gl_netlayer_form "ENDFORM\n") close(gl_netlayer_form) axlControlRaise('options) gl_netlayer_form=axlMiniStatusLoad( (gensym) gl_netlayer_form_file nil t) axlFormDisplay(gl_netlayer_form)axlSetFindFilter(?enabled list("noall" "nets") ?onButtons list("noall" "nets")) while(axlSelect() if( net=car(axlGetSelSet()) then layers = nil foreach(branch net->branches foreach(child branch->children when(child->objType=="path" unless( member(child->layer layers) layers = cons(child->layer layers) layers_num=length(layers) );unless );when );foreach );foreach
when( net->name != nil axlVisibleDesign(nil)
foreach(layer layers axlFormSetField(gl_netlayer_form "GL_netlayer" layer) axlVisibleLayer(layer t) ...................... ..................... );end when
axlMsgPut(string) else axlMsgPut( list("No net selected" 0))
);end while axlClearSelSet()
);end letaxlClearSelSet());end defun
I thnk you've posted in the wrong forum - this forum is for Custom IC SKILL issues, whereas your code is for Allegro - so you want one of the PCB fora.Regards,Andrew.
Hi, Gordon,Where is the codes for the form action?You can try to add one line:axlFormListDeleteAll(gl_netlayer_form "GL_netlayer")before the next step :axlFormSetField(gl_netlayer_form "GL_netlayer" layer)