Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am new on ELC. I ran the tool for characterizing my design but it could not even read the model files. Can anyone please help me on this.
I read several posting on this blog and tried everything but could fix it.
My elccfg looks like this
;EC_SIM_NAME="hspice" ;#EC_SPICE_SIMPLIFY =1;EC_SPICE_SUPPLY1_NAMES="vdd!
I tried replacing Model with LIB but did not work. I even created model_type file with these commands in it
* This first line should be a comment line in the MODEL_FILE we are
Still I could not get any success.
There could be many different reasons why your simulator fails reading in the model files in your ELC simulations. As the best way to find out the reason, I'd recommend you to run stand-alone simulation using a spice deck created within ELC.
Please add -keep_work to your db_spice command in ELC command file. This will keep the Spice decks in the directory name, encounterlec.work by default. Go to one of directory, then run your simulator. This will save the spice log, where you'll see the error messages which may tell you, for example, which model files are missing, or if model syntax is not accepted, etc.
The "MODEL" keyword in your ELC config file needs the spice models, not the dotlibs.
Please let me know if you still get problem. You can reach me by the email, firstname.lastname@example.org
In reply to Keeshik:
Dear Cadence/ETS/ELC Team,
I'm from UFRGS/Brazil, and I'm using ELC to characterize the a couple cells at the 65nm node. Using very simple MOSFET models, like PTM, ELC works just fine. However, when I introduce a model with higher complexity, in my case, the IBM 65nm, the ELC fails to recognize the model/lib used.
It pretty much seems to me that ELC is not able to recognize this kind of expressions:
mc_gl_f = '(mc_global>0)*mc_sw'
I appreciate very much any help/support with this issue.
In reply to Kleber Hugo:
thanks for reading
when I use ELC，db_spice -s spice -p typical -keep_log
The result is
ipsc :not found
[ERROR(db_spice)】 cannot establish client-server
can you help me handle the problem ,
thanks,and my QQ number is 254530108,looking forword to your reply