Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm having problems with adding/naming Vias. I select the "Add via", then "by geometry", specify it's geometry and put (click) it over an existing net. The problem however is, that the Via isn't connected to the net. The attribute window says it's net is _NULL.
I acquired the property value with:
and it returned _NULL as expected, however the counterpart command
>dbSet selected.net.name desired_name
returned "Attribute 'name' of object 'net' does not have set permission .....", which makes sense, sinse the attribute window didn't allow the change either.
The question therefore is how to tell a VIA that it belongs to a particular net, apart by crossing nets orthogonally?
You can select the via then run "editChangeNet -to netName" to assign it to the desired net.
In reply to wally1:
I tried using vias on GND as an example
my entry was: editSelectVia -nets GND
The response from the system was:
E - Command not found: editSelectVia -nets GND
Though I would be making progress if I could get that to work, I don't really want to change every single via of a net to a new net, just want to be able to select some vias (through whatever method) and assign them a net name.
In reply to RaylonS:
In reply to Kari:
Thanks again for working with me on this :)
Screenshot shows post command entry response and my cursor hovering over a via on the net GND
You're right though, in most cases I wont want to change very single via of a certain net, but my hope is once I figure this out, I can select vias with a different method and still apply the net change to them just the same. One step at a time...