Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using layer 3 and layer 4 for the power routing, so there are many vias through layer 3, layer 2 to layer 1.
Then there are some short circuit problems when some signals pass through the vias. Is there any option to avoid this kind of problems? Can't the tool detect these short problems and avoid these?
Without seeing the power route floorplan it is difficult to tell what the problem is but if the router is creating shorts through power vias it sounds like your design is too congested by the power vias. Could you post a picture of your floorplan showing the power routing?
In reply to Scrivner:
I have posted part of the power routing.
Could I control the power vias by configuring the tool? or I just remove the vias that cause the short circuit?
In reply to quiet:
Two possible solutions
A) pre-place filler cells under all of your vertical power stripes to prevent standard cell placement in the power via stack shadow.
B) reduce the size of the power via stack with addStripe option -max_via_size
In reply to fitz:
Actually I have already put the place blockage under those stripes, so there isn't any standard cell under the strips.
The problem is the routing lines passing through the vias, which will cause the short circuit.
I think I can just remove the related vias, how do you think about that?
If there is any active circuitry on the cell row I would be very wary of deleting either of the nearest power via stacks completely. That may lead to static and / or dynamic IR drop issues, local voltages lower than your worst case timing library will model correctly. Finding IR drop problems at the last minute before tape out is no fun whatsoever, believe me. You can use the "editPowerVia" command to selectively reduce the array size of the power via stacks in the problem areas.For example, reduce the via stack array from a 6x1 array to a 4x1 in localized problem areas.Or if you know the "full sized" power via stack array is over kill for your technology / library / circuit you can globally shrink them from the start with the addStripe option -max_via_size.Shawn