Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I always wonder about how does designer cares about instantaneous peak power while desgining power grid.
As we know the instantaneous dynamic power is directly proportional to switching activity at any instant in a design and finding out the Max switching activity is an NP Complete problem.Therefore peak power values seems to me a big gray area for a designer and brings about certain questions in my mind
1) How does designer sign off the power grid design in today's world without having the knowledge of accurate peak power or atleast a stricter upper bound on peak power values.
2) Are there any commercial tools which attempt to solve accurate peak dynamic power estimation problem both in functional as well test mode.
3) I see this as big issue as the technology further shrinks.How is EDA/semiconductor industry is planning to tackle this problem.
Looking forward for replies from both designers and EDA experts.
Thanks and regds
Mudit,You have raised some great questions. Power estimation and analysis is a complex topic but has huge implications. Under estimation of power will cause chip failure on the tester or in the system. Over estimation of power will be costly due to larger die size, more expensive package, and greater system cooling requirement.As you have correctly pointed out, switching activity is a is a key component of dynamic power. Most designers try to get switching activity from simulation. The problem here is that most testbenches are written to detect design errors and may not reflect actual chip operation. Even if tests are written to simulation real-life operation, the simulation may take too long to reach the peak activity period. As a result, you might get local rather than global peak power.Many designers estimate power dissipation with a combination of switching activity from simulation, measured power dissipation from previous designs, and some sort of power margin (fudge factor) to account for uncertainty.Regardless of which method you use to estimate power, it is important to do it early in the design cycle so that you have the power architecture to meet your power requirements. Failure to meet the power requirement late in the design cycle is a sure way to blow the project schedule.Does anyone else have any comments?Luke Lang