Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I am trying to use Library Characterizer and I am getting a very basic error that doesn't make any sense to me.
I start elc and run the command:
Then I try to run
and I get the following error:
[ERROR(db_prepare)]Cannot access the design test_run because it is locked by [user] at Sun Oct 11 18:28:12 2009
. Use the 'db_clean -lock all' command to release the lock and try again.
If I run the db_clean line it doesn't help at all. I get the same
error. If I delete the lock file:
test_run.ipdb/ipdb.tech/lock/IPDB.dblock then elc Segfaults. What could
possibly be causing a newly created database to be unaccessible?
I'm still having this problem.
Here is a sample log file:
----------------------------------------------------------------------------------------------------Encounter - Library Characterizer - Version v08.13-s001_1 - linux_opt64 64-bit (09/17/2009 01:50:58)----------------------------------------------------------------------------------------------------[2000-2009] Cadence Design Systems, Inc. All rights reserved.This work may not be copied, modified, re-published, uploaded, executed, ordistributed in any way, in any medium, whether in whole or in part, withoutprior written permission from Cadence Design Systems, Inc.set_var MANPATH = /tools/linsoft2/cadence/ets81/share/elc/man:/usr/local/man:/usr/share/man:/usr/X11R6/man:/usr/apps/manelc> db_open test Database : test is now openedelc> db_close Database : test is closedelc> db_open testDatabase : test is now openedelc> db_prepare -f[ERROR(db_prepare)]Cannot access the design test because it is locked by mbhealy at Wed Oct 14 11:59:56 2009. Use the 'db_clean -lock all' command to release the lock and try again.elc> db_closeDatabase : test is closedelc> db_prepare -f[WARNING(db_prepare)]Please open the databaseelc> db_open testDatabase : test is now openedelc> db_prepare -f[ERROR(db_prepare)]Cannot access the design test because it is locked by mbhealy at Wed Oct 14 11:59:56 2009. Use the 'db_clean -lock all' command to release the lock and try again.elc> db_clean -allRemove all temp fileselc> db_clean lock -allRelease all lockselc> db_prepare -f[ERROR(db_prepare)]Cannot access the design test because it is locked by mbhealy at Wed Oct 14 11:59:56 2009. Use the 'db_clean -lock all' command to release the lock and try again.
is my elccfg file. I am trying to run spice simulations on the local
machine, so I have not started ipsc or ipsd. Is that okay? I would
think the error would be different if that were the case. And anyway, I
have tried using ipsc and ipsd as well. I still get the same problem.
Here is also my elccfg file:
#Specify the environment variable settings. EC_SIM_USE_LSF=1; EC_SIM_LSF_CMD=" "; EC_SIM_LSF_PARALLEL=2; EC_SIM_TYPE="hspice"; EC_SIM_NAME="hspice"; EC_SPICE_SIMPLIFY=1; EC_CHAR="ECSM-TIMING ECSM-POWER"; #Specify the characterization inputs. SUBCKT="cells.sp"; MODEL="allModels.scs"; DESIGNS="AND2X1 AND2X2"; SETUP="setup.default"; PROCESS="typical";
Does anyone see anything wrong with this?? Do I need to try to reinstall elc? Please help!
In reply to mbhealy:
It looks like this problem is related to some kind of configuration or installation error. I don't know what it is yet but for some reason elc won't work on a particular set of machines on our network. Other machines seem to work correctly, so for the time being I will be using those. Hopefully we can get it working on the original machines because they are faster.