Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Well this is my very first post here so first of all good afternoon!
Here is my problem :
I'm using Encounter to place and route an IP in which i want to space somes instances of the same standard cell by a fixed value.
What i've found in the lefdef reference manual (version 5.8) is to use the SPACING attribute of an IMPLANT layer as explained in pages from 154 to 156.
I've defined a rectangle which is not covering the whole standard cell in the horizontal direction (to avoid the abutment case) in the OBS section by using the implant1 layer i've created in the technology lef. My spacing rule is set but it looks like Encounter is not taking this into account as the cells are still very close one to another.
What i want is to have what is described in the lefdefref manual in Figure 1-75 on page 156.
I've read about the honorImplantSpacing option but this is quite different as it requires to have at least two implant layers.
Thanks a lot if anybody here can help!
In reply to Kari:
In reply to Guit56: