Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
We have silicon/design that is strugling to recover from IR drop issue. To reduce the IR drop problem, decap cells are placed in design. My assumption is that decap cells reduce the impact of IR drop by supplying the dynamic current when there is a drop in voltage.
Our designs / patterns have IR drop issue that do not last more than 3 clock pulse of design. Due to the way logic is design, we are interested in only specific 3 clock cycles of complete test in which critical events occur. Rise edge of first cycle has high IR drop, which is recovered by decaps before second clock edge. Second edge has further IR drop but since decaps are already drained in recovering the IR drop impact of first clock edge third edge even more worst causing some paths to fail.
Between second and third clock edge, decap itself puts load on grid so that it can charge itself. This also impacts the voltage level of rest of design.
Bottomline is I have it is a sequential depth of 3 pattern which consuming power constantly. First two clock pulses all paths meet timing on silicon and passes and but fails on third clock edge.
Between second and third capture i have very less number of paths that I care about and should work, rest I dont care even if they are impacted by IR drop and become slow.
My question was, is there a way to protect a specific logic / path that should have least impact on IR drop in 2-3 cycle. What are the possible solutions for this problem.