Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I've been exploring with the labs in UVM-SystemVerilog Workshop. The lab 1 to 5 are good, but lab 6 is sort of useless. It only shows me how to view the prewritten sessions and vplan. In the end, I don't know how to create the vPlan map the plan to the testbench so that it can automatically measure my verification progress.
I don't why the lab 6 isn't built up from lab 5 which it should.
Is there any other lab/document that I can follow?
I search all over the earth and understand roughly that : you have a spec, then you create your vplan. Your vplan can map to your spec and your vplan can map to your testbench to measure the progress of your verification. I just don't know how to "connect" vplan to my testbench.
Thanks a lot for reading
Thanks for the feedback on the labs. I think the UVM ones try not to distract you too much from the core UVM content, which is why the final MDV section is quite thin. However the SoC Verification Kit shipped with Incisive does have a lot more workshops. If you take a peek at the dedicated MDV workshops you should find a much more detailed set of labs for building your own vPlan, based on the same design.
I'm not sure how you navigated to the contect for the UVM workshop but assuming no prior knowledge of the tools...
Open "cdnshelp" from the Linux prompt, then search for "MDV Planning Workshop". Alternatively open the "Incisive Verification Kits" chapter in cdnshelp's hierarchy pane, then go into "Getting Started" followed by "Kit Workshop Content".
Hope that helps, and please do give us more feedback :)
In reply to StephenH:
I'm trying that out. There are just too many documents and topics. With your hint, it's much easier.
In reply to jefflieu:
Jeff, no such thing as a dumb question! :-)
Unfortunately your pictures didn't come through so I can't tell what the problem is. You might try asking your local Cadence AE to help get you started (I'm not sure where you are because you didn't fill in your profile).
There are some introductory videos in the Kit. Navigate in cdnshelp to "Incisive Verification Kits - Getting Started". Under there you have "Kit Workshop Content" followed by "Video Content". These will require you to have Flash player enabled on your Linux machine, or you can access the same docs on your PC via the Cadence web site http://support.cadence.com/.
Specifically you want the Metric Drivern Verification video, this will talk you through all the concepts.
Hope this helps.
Please send me an email to firstname.lastname@example.org with your screenshots. We'll see if we can help you further.
The workshop is the best place to get started but you'll need to make sure you follow all the setup instructions it mentions.
In reply to pcarzola:
Here's the screenshot. Somehow I can't insert it to the post :(
Really appreciate your attention. :)