Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I want to use the scemi2.0 pipe to connect a ovm TB with a RTL DUT. In ovm side, I use the ovm_accel_pkg. I made an every simple example, in which a ovm_accel_input_pipe_proxy is used in the tb side and a scemi_input_pipe is used in the DUT side. But when I try to run the compiled snapshot, some mistakes show up like
Error: marg_deposit_handle: can't find top_m.dut_i.receive_pipe.fp_elements_count Error: marg_value_handle: can't find top_m.dut_i.receive_pipe.fp_read_pending Error: top_m.dut_i.receive_pipe.fp_buffer is not a Verilog memory Initialization ERROR !!! port top_m.dut_i.receive_pipe TBA_callback occurred but is not initialized, exiting simulation ...
The Makefile I used to compile is :
1 c_inc_dir=-I/proj/asic/tools/cadence/uxe/11.1.1_latest/tools/gift/ovm_accel/src/c \ 2 -I/proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba \ 3 -I/proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/include \ 4 -I/proj/asic/tools/cadence/incisive/INCISIV_11.10.010/tools.lnx86/include 5 6 SRCFILE=top_m.sv \ 7 -incdir . 8 9 10 C_FILE=/proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_event.cpp \ 11 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_scemi.c \ 12 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/lib/libuatba_dc.so 13 14 15 SCEMI_PIPE=/proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_event.sv \ 16 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_sv.sv \ 17 -incdir /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba \ 18 -v /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba/scemi_pipe.vp 19 ## -y /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba +libext+.v+.vp+.sv 20 ##-incdir /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba \ 21 22 OVM_ACCEL=/proj/asic/tools/cadence/uxe/11.1.1_latest/tools/gift/ovm_accel/src/sv/ovm_accel_pkg.sv \ 23 -incdir /proj/asic/tools/cadence/uxe/11.1.1_latest/tools/gift/ovm_accel/src/sv \ 24 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools/gift/ovm_accel/src/c/ovm_accel_pipe_if.cpp 25 26 IRUN_OPT= -DNO_IXCOM -top uatba_event -top top_m -ovm -sv -dpi -access +rwc -timescale 1ns/1ns +defineall+NO_IXCOM -c 27 28 compile: 29 irun $(IRUN_OPT) $(OVM_ACCEL) $(SRCFILE) $(c_inc_dir) $(C_FILE) $(SCEMI_PIPE)
The errors shown above are related to the marg C interface. I guess I did not explicitly specify it. And the 'fp' of 'fp_elements_count' seems to stand for fast pipe. Again, I did not use fast pipe in my example. How can it complain about the fast pipe? I really don't understand.
Is there anyone can tell me where I made mistakes and how to solve it ? Thanks a lot ! I list my codes below.
Thanks and best regards,
My code is :
1 import ovm_pkg::*; 2 import ovm_accel_pkg::*; 3 `include "ovm_macros.svh" 4 class data_tran_t extends ovm_object; 5 reg[7:0] data; 6 `ovm_object_utils_begin(data_tran_t) 7 `ovm_field_int(data,OVM_ALL_ON) 8 `ovm_object_utils_end 9 10 function new(string name ="unamed_data_tran_t"); 11 super.new(name); 12 data=8'hff; // default value for data 13 endfunction 14 15 function void set(int unsigned value); 16 ovm_report_info(get_type_name(), $sformatf("data is set to %h",value)); 17 data=value; 18 endfunction: set 19 endclass 20 21 class tb extends ovm_component; 22 data_tran_t transaction; 23 ovm_accel_input_pipe_proxy#(data_tran_t) send_pipe; 24 `ovm_component_utils_begin(tb) 25 `ovm_field_object(transaction, OVM_ALL_ON) 26 `ovm_component_utils_end 27 28 function new(string name="unamed_tb", ovm_component parent=null); 29 super.new(name,parent); 30 transaction=new("transaction"); 31 endfunction: new 32 33 function void build(); 34 super.build(); 35 set_config_string("send_pipe","hdl_path","top_m.dut_i.receive_pipe"); 36 send_pipe=new("send_pipe", this); 37 send_pipe.set_pipe_name("top_m.dut_i.receive_pipe"); 38 39 endfunction:build 40 41 task run(); 42 transaction.set(20); 43 send_pipe.put(transaction); 44 endtask 45 46 endclass
1 module dut; 2 scemi_input_pipe#(1,1) receive_pipe(); 3 reg [7:0] rec_data; 4 integer numRead; 5 bit eom; 6 7 initial begin 8 9 forever begin 10 receive_pipe.receive(1,numRead,rec_data,eom); 11 $display("numRead: %d", numRead); 12 $display("recdata: %h", rec_data); 13 $display("eom: %d", eom); 14 end//forever loop 15 end//initial 16 endmodule
1 `include "tb.sv" 2 `include "dut.sv" 3 module top_m; 4 tb tb_i=new("tb_i"); 5 dut dut_i(); 6 7 initial begin 8 run_test(); 9 end 10 endmodule
Solved. Just a very stupid mistake that I should keep the files' version identical
16 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_sv.sv \ 17 -incdir /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba \
16 /proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_sv.sv \ 17 -incdir /proj/asic/tools/cadence/uxe/11.1.1_latest/share/uxe/etc/tba \
Hi Ashutosh, How are you ~? It's me, Xinwei at Ericsson in Stockholm. If there will be chance, you are very welcomed to visit Stockholm again ! I have found the error here. Actually, I wrongly used the directory path
/proj/asic/tools/cadence/uxe/11.1.1_latest/tools.lnx86/etc/tba/uatba_event.sv \ -incdir /proj/asic/tools/cadence/uxe/11.1.0_latest/share/uxe/etc/tba \ I should keep both of them to be 11.1.1_latest. Then it works. Thanks for your reply. Take care ~. Best regards, Xinwei