Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I've been using the IFV tool for quite sometime now and I notice that when I run FSM assertions under AFA, No deadlock assertions remain explored while the others pass easily. Is there anyway to improve this?
besides increasing the effort and partitioning the design there is not much you can do. Note that the FSM NoDeadlock check is a very complicated check that has to verify the FSM in context of all other state bits as well as excluding unfairness on all inputs.
There is a change in FSM NoDeadlock checks starting in 13.1 that will improve performance significantly, at the cost of failures due to unfair input behavior. I recommend to try that and share the experience.
In reply to JoergM:
Thanks for the immediate response.
I tried the same RTL with the 13th version. All these deadcode checks failed as Fail (Inf). What do you mean by unfair input behavior?
In reply to Buvna:
from the IFV "Whats New":
In this release, the deadlock state property has been enhanced to check that the FSM cannot take any transition to the same state under any possible input combination.
This deadlock state is supported by all engines and results in an improved performance.
For complete information, see the section titled, "FSM Checks" in Chapter 10 of the Formal Verifier User Guide.
What is implicitly explained here is the fact, that any input, that can control the outgoing transition of a FSM state, is now allowed to stall the FSM in 13.1, resulting in a noDeadlock failure. It is now required from the user to analyze and decide if that scenario is possible in the intended system context or not. If not, the user may add a fairness constraint like "eventually! !stable(<input>) and reduce unfairness manually.