Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
When I run RTL simulation by irun which is mainly composed of verilog and systemverilog code, sometimes it use Incisive_Enterprise_Simulator, sometimes it use Incisive_HDL_Simulator. So ,can someone tell me what's the difference of these two simulators? Why some simulation testbench should use IES, but some other testbench use Incisive_HDL_Simulator?
I have just met a problem: when I run a test with irun command, it's queuing for one of the following license(s) - Incisive_Enterprise_Simulator. But at this time there is a free license of Incisive_HDL_Simulator. Why not use Incisive_HDL_Simulator, but waiting for IES license? It seems some simulation can only be performed by IES? Am I right?
Incisive HDL Simulator is an old licence option that, if I remember correctly, enabled SystemVerilog RTL features but not SystemVerilog testbench features, so depending on which exact SV constructs you use it may require the Enterprise Simulator (IES-XL) licence.
If you pass the "-uselic IHS:IES" option to irun or ncsim, it will try the HDL Simulator licence first, then the Enterprise one. Also, if your design contains features that aren't enabled by HDL Simulator, the simulator will print a list of the reasons why you can't use the HDL licence.
If you need to dig into more detail you might be better off filing a support request at http://support.cadence.com/ so that one of the hotline team can go into more detail with you.