Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm sharing this code, which is an example of using an SV
Interface to transmit a class of data & functions to a DUT.
// Todd Mackett Cadence Design Systems
// ncverilog class_across_interface.sv +sv +linedebug +gui
// tested wtih IUS5.83s1
| test --->interface---->dut |
class some_class; //class is the rudimentry data container
protected string some_string; // needs to be protected for IUS5.83
function void set_data (int i, real r, string s);
some_real = r;
some_string = s;
task get_data(output int i, output real r, output string s);
i = some_int;
r = some_real;
s = some_string;
function void print_data();
$display("Int: %d, Real: %f, String: %s", some_int, some_real, some_string);
// This channel is an interface that is a queue of classes
function int some_classQ_size();
task push_class_in_Q(input some_class Qin);
task pop_class_out_Q(output some_class Qout);
Qout = some_classQ.pop_back();
reg clk = 'b1;
forever clk = #10 ~clk; // system clk
myIF myIFi(); // instantiate interface
test testi(clk, myIFi);
dut duti(clk, myIFi);
// The test module create a class of information and puts it in the
// channel (a queue in the interface)
module test (input clk, myIF myIFi);
always @(posedge clk)
top_class = new;
// randomize the data per class object
i = $urandom_range(5,1);
1: r = 3.14;
1: r = 123.456;
1: r = -943.825;
1: s = "IUS SystemVerilog";
1: s = "Cadence";
1: s = "Who needs VHDL?";
top_class.set_data(i, r, s); // set the values into class
myIFi.push_class_in_Q(top_class); // transmit the class
-> myIFi.some_event; // cause the event
// The dut module consumes the class when the event is valid
// and displays its contents as it comes across the interface
module dut (input clk, myIF myIFi);
some_class dut_class =new;
always @(myIFi.some_event) // process event
$display("\nQueue Size %d",myIFi.some_classQ_size() );
Hi Todd, Thanks for the code share, it helps!Your compile command is:>> ncverilog class_across_interface.sv +sv +linedebug +guiRecently CDN ran a Specman Debug survey which I also gave my inputs. Will NC reuse some of the excellent debug capabilities of Specman or will it all benewly built under Simvision? I would prefer the former as Veristy had done an excellent job there and CDN has the enviable lead among vendors in that domain. Esecially on this example you showed class under module and +gui option Are classes/instances/objects visible as waveform in Simvision? As you would know Specman had a nice way of doing it for years, it will be really sad if that can't be reused for SV under NC.BTW - will there by any consolidated report on the debug survey conducted recently by CDN? ThanksAjeetha, CVCwww.noveldv.com
>> ncverilog class_across_interface.sv +sv +linedebug +guiRecently CDN ran a Specman Debug survey which I also gave my inputs. Will NC reuse some of the excellent debug capabilities of Specman or will it all benewly built under Simvision? I would prefer the former as Veristy had done an excellent job there and CDN has the enviable lead among vendors in that domain. Esecially on this example you showed class under module and +gui option Are classes/instances/objects visible as waveform in Simvision? As you would know Specman had a nice way of doing it for years, it will be really sad if that can't be reused for SV under NC.BTW - will there by any consolidated report on the debug survey conducted recently by CDN? ThanksAjeetha, CVCwww.noveldv.com