Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm using the DPI to instantiate and run our firmware and have a problem when the firmware tries to call exported tasks.I cannot seem to do an export on a class tasks so I have to declare my export tasks outside of the class.However, I don't know how to call the class member task (which is what I really want) from these outside tasks.This is my code. I've tried hierarchical names to get the the write and read member tasks in the driver but get the following error from ncvlog: test.prgm.sys.spi.drv.read(address, data); |ncvlog: *E,ILLHIN (../tb/spi/spi_driver.sv,52|49): illegal location for a hierarchical name (in a package).-------------------------------------------
export "DPI-C" SV_spi_read = task spi_read;export "DPI-C" SV_spi_write = task spi_write;class spi_driver;extern function new;extern task write;extern task read;endclass : spi_driverfunction spi_driver::new;$display("spi_driver::new()");endfunction : newtask spi_driver::write(input byte address, input byte data);$display("spi_write of %x to address %x", data, address);endtask : writetask spi_driver::read( input byte address, output byte data);;$display("spi_read of address %x", address);endtask : read///////////////////////////////////////////////////////////////// I cannot figure out how to export a class member task to the DPI so// these two functions are stand-alone functions.//task spi_read( input byte address, output byte data);$display("spi_read of address %x", address);spi_driver::spi_read(Address, data); // I don't know how to call class member from here.endtask : spi_readtask spi_write(input byte address, input byte data);$display("spi_write of %x to address %x", data, address);spi_driver::spi_write(Address, data); // I don't know how to call class member from here.endtask : spi_write
Hi, Refer to IEEE LRM 26.6, it clearly says:"One important restriction exists. Class member functions cannot be exported, but all other SystemVerilog functions can be exported."So what you are seeing is legal restriction as per LRM.RegardsAjeetha, CVCwww.noveldv.com
I was playing around with some example code - modifying my previous example on this forum called "Example Test Bench Using Interface and Classes". I inserted the dpi import/export declarations, and the export function inside the interface, and I was able to access the import function from both modules attached to the interface. Perhaps you can use this methodology. Email me for the complete example: email@example.com
I think you may have missed my problem due to the comments in my example.1. My C code is finding the exported functions just fine.2. My exported tasks need to access 'read' and 'write' tasks within the spi_driver class but I cannot find a way to do this. Hiererchical names don't work in a task declared at the package level so I can't refer to "read" and "write" with their full hierarchical names - which would seem illogical anyway as the package would no longer be portable. My question is, how can the spi_write task access the spi_driver.write task?
We now have a product
called Incisive Software Extensions (ISX) which, reading between the lines of
your request, might be of interest, though it does not directly answer your
System Verilog question.
ISX provides a
mechanism to build a link between an advanced verification environment and your
embedded software so that you can call embedded software functions and drive and
monitor embedded software variables from the verification environment. The main
difference between this and what you are doing right now is that ISX will
maintain this interface capability irrespective of the Processor model kind,
i.e. you can run it on you firmware compiled for the workstation as you are
doing right now, and you can still use it when the embedded software is running
on a processor model in the simulation, even if the model is an abstract ISS
(Instruction Set Simulator) or the final RTL. We can even link to it if the
design including the processor and software resides on an Accelerator or
If you are interested
to learn more about ISX please fell free to drop me a mail at firstname.lastname@example.org