Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
i want to develop a generic task to force an hdl node inside the rtl.the hdl path will be passed as a string to the task eg: string s = "top.u_block1.u_block2.node_a";this string will be passed as input to a task and the task should either force the value of the hdl path.the hdl path should not be hardcoded. it should be only passed as a string. the string format can vary but it should only be a string.is there any way to do this? i am using IUS583-s001. i don't see any example to do this in the documentation. also i am only using modules and not classes.
thanks and best regards
Staff Engineer, Broadcom.+91-9886404415
Hi Unmesh, I believe you posted this in vguild as well: Here is a consolidated reply from my end:
I believe this is doable with VPI - through vpi_handle_by_name and vpi_put in combination.
Are there good reasons to do this? ANy run time path generation sounds fancy, but can get you into trouble - imagine:
1. You run a sim till 100ms,
2. Do a fancy force like this and got a typo error
3. Bang! You hit an error and tool exits! Or sim fails!
It is better to let the path be statically checked at elaboration and let the sim run peacefully - Just MHO.
In any case I see 2 choices:
1. Use VPI as I suggested - IMHO, your best bet to be tool independent
2. Use TCL interface and get this done, fairly straight forward to do, though may not be as optimal as #1. This will be lot less work from your end: HTHAjeetha, CVCwww.noveldv.com