Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
HiWe are using IUS 6.1 and URM for VIP development.Can i go for code coverage of the complete environment that i have developed?HOw do i do that?RegardsRishi
Hi Rishi.You can do coverage of your verification environment as well as any DUT, because if you don't specify the -covdut option, the top-level is taken as the DUT for coverage purposes.The simplest set of switches would be:[i]irun -cov58 -coverage ALL[/i]Then to analyse:[i]iccr -cov58 -gui[/i]The best thing though would be for you to read the ICC tutorial which will give you a good introduction to doing coverage in IUS.You can find that under "cdsdoc", or if you prefer to use PDF docs (like me) then this will get you there:[i]acroread `ncroot`/doc/incovtut/incovtut.pdf [/i]
Steve,Can i exclude any modules, so that they are not included in coverage report? If yes, how do i do that?-Vivek.
Hi Vivek.Have a look in the ICC User's Guide (`ncroot`/doc/iccug/iccug.pdf) at the chapter "Generating Coverage Data".Specifically the -covfile option to ncelab. You start to need to use a coverage control file, which would contain something like:// cov_options.ccfselect_coverage -be -module *deselect_coverage -be -module freddeselect_coverage -be -instance top.jim.dummy// end of fileThis example would enable block and expression coverage in every module except "fred", and instance "top.jim.dummy".You can get quite creative with this is you need to, and you really should read the user guide to get an understanding of what you're doing with these commands :-)If you're using 3-step compilation (ncvlog;ncelab;ncsim) then this .ccf file is used like "ncelab -cov58 -covfile cov_options.ccf".If you're using single step (ncverilog or irun) then use "irun -cov58 -covfile cov_options.ccf".In fact, use irun, it's brilliant because it can sort out all your C, VHDL, Verilog etc files from one command line!Steve.
does anyone has idea about "ntcnotchk: option in ncsim
In the future, it would be better to start a new topic when asking a different question. This is also unrelated to SV and should go in the Simulation forum.
Now for the answer which I'm copying directly from the NC-Verilog Simulator Help docs.
Generate negative timing check (NTC) delays, but do not execute timing checks.
You can use the -notimingchecks option to turn off all timing checks in your design. However, if you have negative timing checks in the design, this option also disables the generation of delayed internal signals, and you may get wrong simulation results if the design requires these delayed signals to function correctly. That is, if you have negative timing checks, simulation results may be different with -notimingchecks and without -notimingchecks.
Use the -ntcnotchks option instead of the -notimingchecks option if you want the delayed signals to be generated but want to turn off timing checks. This option removes the timing checks from the simulation after the NTC delays have been generated.
If you are running the simulator in single-step mode with the ncverilog command, use the +ncntcnotchks option.