Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hi everyone,Most people have probably seen the announcement that came out this week on the new, open-source, Open Verification Methodology (OVM) sponsored by both Cadence and Mentor. You can check out the press release for more information. There is also an EETimes article on OVM that is worth reading.Discussion is already brewing on OVM so here is your chance to take the podium:- OVM: Hot or hype?- What challenges that you are currently facing will be facilitated by an open verification methodology?- Will OVM be a catalyst for the adoption of SystemVerilog? Why [not]?- What are you hoping to see become part of OVM?Let's hear it!-Stelix.
BTW, make sure to also check the mirror discussion on OVM in the SystemVerilog forum: http://www.cdnusers.org/Forums/tabid/52/forumid/66/postid/5127/view/topic/Default.aspx
I would like to see the OVM first before commenting or trying to answer these. Till the time we see a downloadable stuff such as AVM or a published text such as VMM it is pretty hard to comment. One thing for sure I hope is that it will run on all 3 major tools. IMHO so far the existing methodologies have not done too well on true interoperability front. Especially given that CDN is also on the bandwagon now, we would hope to see truly interoperable testbenches.If there is any industry consortium of sorts to drive towards it, I would be glad to participate from CVC side.ThanksAjeetha, CVCwww.noveldv.com
I agree with Ajeetha that we should have some detailed document regarding OVM.Other verification methodologies such as AVM and VMM are available as downloadable content which makes it to be accessible to most of the verification engineers.We should have such a stuff for OVM so that we have valuable feedback on this methodology from vast pool of engineers.