Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello,I'm using the eVC AHB. I would send a write burst starting from a random address and read back the data starting from the same address of the write transaction. I saw that in the vr_ahb_master_driven_burst.e there is the method get_first_address(). I tried to use it in the following way: var rd_first_addr : vr_ahb_address; rd_first_addr = burst.get_first_address();but I get the error message: Cannot access method 'get_first_address' of package 'vr_ahb'.While using : rd_first_addr = write_burst.first_address; works fine.The method get_first_address(); returns the firs_address, I do not understand why I get the error message when I compile the e code.In the same test I call a different method defined in the same file (e.g. .get_transaction_bursts()) that works properly.Many thanks,David.
Hello David,you need to add the statementpackage vr_ahb;on top of the file where you use burst.get_first_address(). This is because the method was defined using the package statement:package get_first_address() :vr_ahb_address is empty; (in vr_ahb_burst.e)For more info, please search for "package" in the Specman documentation.Regards,-hannes
hi guys,can any one help me on vr_ahb_evc, i'm trying to create testcase for arbiter. in this i need to take full control on busrequest and i want to create more scenarious for hbusreq. any possible way to control hbusreq in AHB evc( vr_ahb_evc) by using sequences.Thanks.
Hi dude,If you look at your coverage reports in your regressions, do you see any relevant areas in which coverage is limited or zero? In that case, you could write a testcase for this, with a master sequence or two that steer traffic in the direction you need more coverage.Can you describe on a high level how you've set up your AHB environment?Hilmar
Hi Hilmar,Thanks a lot. 2 master and one slave AHB environment. i configured AHB evc with hdl source directory. actually my intension is to check AHB bus ( Arbiter, mastermux and decoder). I configured 2 master evc and 1 slave evc, then my dut is AHB bus. now i'm doing testcase for the same. My intension to control hbusreq signal. because i couldn't seen hbusreq signal details in ahb_evc pdf. probably, i think that req_delay, but i'm not getting proper deatils abt this. if possible can u give me brief abt this.
Hi dude,If I understand you correctly, you've got the following in RTL:- Arbiter- Decoder- MuxesThat would mean you need the following passive agents:- Arbiter- Decoder And of course the following active agents:- 2 Masters- 1 SlaveIf this is correct, then that's a setup I'd pick too, if you're verifying the arbiter, decoder and bus muxes. Once again, I'd start with not defining any specific sequences! The reason for this, is that you may be doing double work which the standard constrained randomly generated sequences would already cover. I'd set up a number of runs in a vmanager regression, let's say 100, to get some feeling for the coverage that'll already be generated for your vplan. You'll find that many of the special AHB traffic coverage demands in your vplan can already be covered by what you get out of the box. Analyzing your regression may give you a number of coverage holes which need to be filled. This is where you should put your focus in writing specific sequences. If your arbiter needs to be exposed to specific scenarios which are very difficult to reach with pure random sequences, you can steer your masters towards this behaviour. You mention the hbusreq signals. Instead of doing low-level hacking into these signals, set up master sequences that will generate the request patterns your looking for. This can be found on page 5-40 of the AHB eVC documentation. You may find that you need to have specific behaviour for both of your masters which is closely related. In that case you can define a virtual sequence, with a virtual sequence driver, in your environment that controls both masters. You can find more on this in the Specman documentation, by searching for virtual sequences. This can be found in the eRM section, in the sequences subsection.Most of all, I can recommend asking your local Cadence AE to visit to show you around and provide hands-on help with your problems.Good luck!Hilmar
Hi Hilmar,Thanks a lot.