Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello all,I am currently running a CONFORMAL (R) Constraint Designer v10.10 check for an IP which consists several *.v files.In one of the .v files the "generate" statement has been used -- This is causing an error while I run my CCD script.-----------------Error msg given by compiler:// Parsing file ~hdl/abc.v ...// Error: hdl_default_checks/rtl_checks/RTL13.6: Standalone generated blocks are not supported in the IEEE standard// In line 235, file '~hdl/abc.v'// Error: Fail to read design.// Read design summary: Error: 1, Warning: 0, Note: 0-----------------CCD script which reads the design file:read design -verilog2k -define <company_tech_name>\-root <....> \-parameter <...> \hdl/some_file.v \hdl/abc.v \hdl/some_file.v \-lastmod -noelab-------------------------Please throw some light on the RTL13.6 error message and tell me which switch I shall use witn the "read design" command so that the error message regarding use of "generate" statement in design dosen't show up?
Hope I am clear in the explanation!
A standalone generate block is one in which the generate construct contains content outside a generate-if/case/for.
The 'wire x;' declaration does not appear inside a generate if/for/case.
This is legal in Verilog-2001, but not in Verilog-2005 and SystemVerilog.
Maybe Conformal has a switch to tell it to use the 2001 version instead of the 2005 versio.
Or you can tell Conformal to treat this as a warning instead of an error.
In reply to Shalom B:
Yes, that's what I believe too, that the "read design" must be having a switch!
You see in my 1st post, I am already using the switch " -verilog2k " but that dosen't solve the problem.
I have checked the Conformal_Ref.pdf documentation for all switches belonging to the cmd "read design", but couldn't find it there.
Also it is no use changing an Error to a Warning! Coz if my script cannot parse the design file, it is no use running the constraint.
I am using CCD for the 1st time & have no experience!
In reply to dp2402:
R&D made RTL13.6 an error in 10.1. It went back to a warning within 2 months. You could download 11.1 or do 'set rule handling RTL13.6 -warning' if continuing with 10.1.
In reply to croy:
Just when I thought my problem is solved, CCD now says that RTL13.6 is an unknown rule!
But if I run the script without the 'set rule handling ....', compiler gives error:
// Error: hdl_default_checks/rtl_checks/RTL13.6: Standalone generated blocks are not supported in the IEEE standard
:( Can't understand what's happening!
Please use 10.10-s280 or later.
set rule handling hdl_default_checks/rtl_checks/RTL13.6 -severity warning
Thanks a lot Chrystian.