Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I need to run power analysis . so i need .vcd file. So can any ione say how to generate a .vcd file. I have model sim, Xilix, RC compiler , SoC Encpunter 8.1 . From these can i generate a .vcd file if so let me know the steps pla.. i have lib, lef , sdc, sdf.etc file swith me.. plz help me.. i need some steps....i asked in digital forum they requested me to post here... i.e in this forum...
Please read the following link
Seems like a reasonable explanation and probably better than anything I can provide since I do not have access to modelsim. Once you have the vcd file you can use it across the rest of the tools you mention. It is probably best to read the vcd into RC and generate a TCF to use for the rest of the tools. TCF runs faster in the end since it only contains the toggle activity
hope this helps,
In reply to grasshopper:
I saw your url and it was different andi couldnt get ehat i need.. i need the whole procedure to generate a vcd file either from rtl compiler or xilinx or modelsim... please help me this issue ir related to my thesis ....
In reply to Music:
I realize that it is frustrating when everyone tells you to look somewhere else. But I can't tell you how to create a VCD file here if you are using Modelsim to simulation your netlist. This is a Cadence user's forum. If you were using Cadence's NC-Verilog or NCVHDL, you would create a VCD file using a TCL command on the simulator's interface.
database -open -vcd testpatterns.vcd probe -all -depth all
But I wouldn't know what commands you would use in Modelsim, since it is produced by another company.
In reply to TAM1:
As TAM1 mentioned, your simulator is the tool responsible for generating the VCD, and in your case it is not one produced by Cadence or that I am familiar with all its switches and options. I tried forwarding a link showing how this is done using modelsim but it sounds like that link may have been missing some of the information you need based on your response. I suggest you contact your Mentor AE or Mentor forum for help on modelsim. As per the other tools, you have everything you need and all of them will simply read the VCD file generated with modelsim. The documentation has detailed information on how to do that.
TAM1, i know it's been a while for this thread but i'm hoping this will make it to you. I'm using Spectre from within Cadence and want to write out a .vcd file. Is this possible? I saw your tcl commands above, but i'm not even sure where i would input these and i'm not certain that Spectre has a tcl interface.
In reply to geezmaneti:
Yes. You simply need to create a TCL file with the commands I mentioned above.
Now, if you were running the simulator yourself from the command line, you would use an option like "-input myfile.tcl" to tell the simulator to read and execute that script file.
I'm afraid that I don't know how Spectre interacts with the simulator, but I imagine there is a field or option that you can set that would pass that TCL script to the simulator. You'll have to get info about that from the docs or someone else who knows Spectre.