Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I experience a mismatch between behavior of RTL and the Ambit Synthesis Result; whereby Ambit displays the following WARNING: --> WARNING: Possibly an 'X' or 'Z' value propagated to a control statement that may cause simulation mismatches between the original and synthesized designs (File ../RTL/com.v, Line 3957) . What is CDFG-511? Details: The design is an FSM which has outputs dependent from the next_state, i.e. mealy outputs. In the synthesis result the next_state after the power on reset evaluates to 'x' although the next_state is in this case only dependent from the current state which is well defined by the reset. Ambit involves additional signals in the calculation of the next_state, which are not defined at this time. Ambit Version is v5.7-s133.
Hello weidi1, We suggest you use the latest 5.14 version. The 5.7 version is about 2 yrs old. You might have some undriven signals propagated to the control logic. Check the settings of the variable hdl_undriven_net/port/pin_value and set it to the expected value in your design. CDFG (Control Data Flow Graph) indicates this warning occurs during the build_generic process where BG builds the generic data base from your RTL.
Hello synthman, Thanks for the hints. I tried 5.14 but the warning is the same as is the erroneos behavior of the synthesized circuit. The strange thing is, it works if I force Ambit to synthesize the output logic dependent on the next_state (and the current state) into a separate module; no warning, correct behavior. What do You exactly mean by ""undriven signals propagated to the control logic""?
Hi weidi1, I meant there might be some undriven signal propagated to the control statement like 'case', 'if'. Do you see any undriven net reported from 'check_netlist'? Seems like this is something specific to your design that triggers the warning. I don't think we can resolve it here in this forum. If you can send that piece of RTL to Cadence Support, we can investigate further.
weidi1, Might be a stupid question, but is the problem occuring where you have a "case" statement in the code for defining which state is "next_state"? If so, does this case statement have an "others" clause covering all possibilities not explicitly in the rest of the statement? Might be worth checking. CD