Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
I'm having some trouble with getting RTL compiler to recognise more complex standard cells. I am trying to synthesize a simple binary counter with a T flip flop. For some reason the tool is unable to recognise the function of the T flip flop, which was characterized using Encounter Library Characterizer and a .lib file was written without any problems.
The flip flop also posesses a second output with a combinational timing arc, which is used to enable subsequent T flip flops in a counter. RTL compiler gives some warning about multi-function cells and then fails to identify the function of the cell.
Is there any way to make RTL Compiler recognise these types of cells or will simpler cells have to be used? The more complex cells are required for area optimization.
RC does indeed support MOGs (multi-output gates) such as compressor cells, etc. However your versions is 2-3 years old and officially unsupported. I suggest you move to RC10.1.302 from http://downloads.cadence.com
In reply to grasshopper:
Are these typs of cells not supported by the older versions?
At the moment I only really need a simple T flip flop for synthesis but it seems that this will not be possible. I dont understand why this flip flop should have this much difficulty when D flip flops work so easily. Could it be due to the unknown initial state of the T flip flop that RTL Compiler refuses to use it?
In reply to eklikeroomys:
MOGs were not always supported - not sure at what point the support was added. What is preventing migration to 10.1 ? Seems like getting support for MOGs and all the other fixes and enhancements would be more than enough of a reason.
As I'm not in charge of the software management part of things here its not that easy, but will look into it, thanks gh.