Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Hello,Anybody know how to do technology translation in RC like DC allows? That is, given a netlist mapped in one technology library, can I map it to a different technology witout resynthesizing?I think DC had a translate command, does RC have anything similar?Thanks,
I don't think that any tool is *that* intelligent to do it. Because one technology has not the exact list of cells the other has. Some cells in one technology might not have the corresponding cells in the other. Without resynthesis it is almost impossible.On the other hand, even if you would have to change the technologies, your design might not meet the timing you need. One cell in one technology can be fast, the corresponding cell in the other technology can be pretty slow.It is a bit difficult and dangerous design practice. It will cost you probably a lot of time because you might need to edit the netlist manually in some cases. The time you will lose for this procedure can be used for resynthesis.
DC does have a translate command and as higliighted by sporadic _crash it doesn't give you an optimized netlist (but you can run the optimization once the translation is done) The way it works is that you don't have to have cell to cell mapping for the combinatorial but if you have some exotic cells it's a good idea to have it otherwise after tyranslation you have to do a lot of cleanup.For RC I will suggest to do the following.setup library 1 read your netlistunmap it (back to GTECH)remove library 1 setup and setup library 2map your design to library 2The sequence above should "translate" your design from library 1 to library 2.I will have to look into the documetation if you need more specific command but this is the generic idea. Thanks,Eric.
Thanks for your suggestions. I do realize that it probably won't match results produced by resynthesis, but it can give an initial estimate of the speed achievable. That is exactly what I am looking for.Manzur.